Home
last modified time | relevance | path

Searched refs:mmCP_HQD_EOP_RPTR (Results 1 – 25 of 36) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v8.c210 WREG32(mmCP_HQD_EOP_RPTR, m->cp_hqd_eop_rptr); in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v10.c292 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v9.c303 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in kgd_gfx_v9_hqd_load()
H A Damdgpu_amdkfd_gfx_v10_3.c277 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in hqd_load_v10_3()
H A Dgfx_v8_0.c4574 mqd->cp_hqd_eop_rptr = RREG32(mmCP_HQD_EOP_RPTR); in gfx_v8_0_mqd_init()
4622 WREG32(mmCP_HQD_EOP_RPTR, mqd->cp_hqd_eop_rptr); in gfx_v8_0_mqd_commit()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v8.c210 WREG32(mmCP_HQD_EOP_RPTR, m->cp_hqd_eop_rptr); in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v10.c292 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v9.c303 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in kgd_gfx_v9_hqd_load()
H A Damdgpu_amdkfd_gfx_v10_3.c277 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in hqd_load_v10_3()
H A Dgfx_v8_0.c4574 mqd->cp_hqd_eop_rptr = RREG32(mmCP_HQD_EOP_RPTR); in gfx_v8_0_mqd_init()
4622 WREG32(mmCP_HQD_EOP_RPTR, mqd->cp_hqd_eop_rptr); in gfx_v8_0_mqd_commit()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v8.c210 WREG32(mmCP_HQD_EOP_RPTR, m->cp_hqd_eop_rptr); in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v10.c292 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in kgd_hqd_load()
H A Damdgpu_amdkfd_gfx_v9.c303 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in kgd_gfx_v9_hqd_load()
H A Damdgpu_amdkfd_gfx_v10_3.c277 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_EOP_RPTR), in hqd_load_v10_3()
H A Dgfx_v8_0.c4574 mqd->cp_hqd_eop_rptr = RREG32(mmCP_HQD_EOP_RPTR); in gfx_v8_0_mqd_init()
4622 WREG32(mmCP_HQD_EOP_RPTR, mqd->cp_hqd_eop_rptr); in gfx_v8_0_mqd_commit()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_d.h673 #define mmCP_HQD_EOP_RPTR 0x326d macro
H A Dgfx_8_1_d.h673 #define mmCP_HQD_EOP_RPTR 0x326d macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_d.h673 #define mmCP_HQD_EOP_RPTR 0x326d macro
H A Dgfx_8_0_d.h673 #define mmCP_HQD_EOP_RPTR 0x326d macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_d.h673 #define mmCP_HQD_EOP_RPTR 0x326d macro
H A Dgfx_8_1_d.h673 #define mmCP_HQD_EOP_RPTR 0x326d macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2903 #define mmCP_HQD_EOP_RPTR macro
H A Dgc_9_1_offset.h3131 #define mmCP_HQD_EOP_RPTR macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2903 #define mmCP_HQD_EOP_RPTR macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2903 #define mmCP_HQD_EOP_RPTR macro

12