Home
last modified time | relevance | path

Searched refs:mmCP_PERFMON_CNTL (Results 1 – 25 of 37) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h483 #define mmCP_PERFMON_CNTL 0x21FF macro
H A Dgfx_7_2_d.h570 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_7_0_d.h557 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_8_1_d.h623 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_8_0_d.h623 #define mmCP_PERFMON_CNTL 0xd808 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h483 #define mmCP_PERFMON_CNTL 0x21FF macro
H A Dgfx_7_2_d.h570 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_7_0_d.h557 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_8_0_d.h623 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_8_1_d.h623 #define mmCP_PERFMON_CNTL 0xd808 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h483 #define mmCP_PERFMON_CNTL 0x21FF macro
H A Dgfx_7_0_d.h557 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_7_2_d.h570 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_8_0_d.h623 #define mmCP_PERFMON_CNTL 0xd808 macro
H A Dgfx_8_1_d.h623 #define mmCP_PERFMON_CNTL 0xd808 macro
/dports/sysutils/roct/ROCT-Thunk-Interface-9d1fb76/tests/kfdtest/include/asic_reg/
H A Dgfx_7_2_d.h570 #define mmCP_PERFMON_CNTL 0xd808 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c1751 WREG32(mmCP_PERFMON_CNTL, 0); in gfx_v6_0_constants_init()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c1751 WREG32(mmCP_PERFMON_CNTL, 0); in gfx_v6_0_constants_init()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c1751 WREG32(mmCP_PERFMON_CNTL, 0); in gfx_v6_0_constants_init()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h5573 #define mmCP_PERFMON_CNTL macro
H A Dgc_9_1_offset.h5803 #define mmCP_PERFMON_CNTL macro
H A Dgc_9_2_1_offset.h5763 #define mmCP_PERFMON_CNTL macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h5573 #define mmCP_PERFMON_CNTL macro
H A Dgc_9_2_1_offset.h5763 #define mmCP_PERFMON_CNTL macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h5573 #define mmCP_PERFMON_CNTL macro

12