Home
last modified time | relevance | path

Searched refs:mmMAILBOX_MSGBUF_TRN_DW1 (Results 1 – 18 of 18) sorted by relevance

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_nv.h69 #define mmMAILBOX_MSGBUF_TRN_DW1 0xE57 macro
H A Dmxgpu_nv.c136 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW1, data1); in xgpu_nv_mailbox_trans_msg()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_nv.h69 #define mmMAILBOX_MSGBUF_TRN_DW1 0xE57 macro
H A Dmxgpu_nv.c136 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW1, data1); in xgpu_nv_mailbox_trans_msg()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_nv.h69 #define mmMAILBOX_MSGBUF_TRN_DW1 0xE57 macro
H A Dmxgpu_nv.c136 WREG32_NO_KIQ(mmMAILBOX_MSGBUF_TRN_DW1, data1); in xgpu_nv_mailbox_trans_msg()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_5_0_d.h179 #define mmMAILBOX_MSGBUF_TRN_DW1 0x14c9 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_5_0_d.h179 #define mmMAILBOX_MSGBUF_TRN_DW1 0x14c9 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_5_0_d.h179 #define mmMAILBOX_MSGBUF_TRN_DW1 0x14c9 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_offset.h1135 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_offset.h1135 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbif/
H A Dnbif_6_1_offset.h1135 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_offset.h4488 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
H A Dnbio_7_4_offset.h2918 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_offset.h4488 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
H A Dnbio_7_4_offset.h2918 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_0_offset.h4488 #define mmMAILBOX_MSGBUF_TRN_DW1 macro
H A Dnbio_7_4_offset.h2918 #define mmMAILBOX_MSGBUF_TRN_DW1 macro