| /dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/mp/ |
| H A D | mp_10_0_offset.h | 330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_12_0_0_offset.h | 330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_9_0_offset.h | 344 #define mmMP1_SMN_IH_SW_INT_CTRL 0x02c3 macro
|
| H A D | mp_11_0_offset.h | 334 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_11_5_0_offset.h | 378 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| /dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/mp/ |
| H A D | mp_10_0_offset.h | 330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_12_0_0_offset.h | 330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_11_0_offset.h | 334 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_9_0_offset.h | 344 #define mmMP1_SMN_IH_SW_INT_CTRL 0x02c3 macro
|
| H A D | mp_11_5_0_offset.h | 378 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| /dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/mp/ |
| H A D | mp_12_0_0_offset.h | 330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_10_0_offset.h | 330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_11_0_offset.h | 334 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| H A D | mp_9_0_offset.h | 344 #define mmMP1_SMN_IH_SW_INT_CTRL 0x02c3 macro
|
| H A D | mp_11_5_0_offset.h | 378 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
|
| /dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| H A D | smu_v11_0.c | 1265 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1267 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1298 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1300 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1358 data = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_irq_process()
1360 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, data); in smu_v11_0_irq_process()
|
| /dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| H A D | smu_v11_0.c | 1265 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1267 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1298 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1300 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1358 data = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_irq_process()
1360 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, data); in smu_v11_0_irq_process()
|
| /dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/pm/swsmu/smu11/ |
| H A D | smu_v11_0.c | 1265 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1267 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1298 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1300 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1358 data = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_irq_process()
1360 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, data); in smu_v11_0_irq_process()
|