Home
last modified time | relevance | path

Searched refs:mmUVD_SEMA_CMD (Results 1 – 25 of 27) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_4_0_d.h77 #define mmUVD_SEMA_CMD 0x3BC2 macro
H A Duvd_3_1_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_5_0_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_6_0_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_4_0_d.h77 #define mmUVD_SEMA_CMD 0x3BC2 macro
H A Duvd_3_1_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_5_0_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_6_0_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_d.h77 #define mmUVD_SEMA_CMD 0x3BC2 macro
H A Duvd_4_2_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_3_1_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_5_0_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
H A Duvd_6_0_d.h29 #define mmUVD_SEMA_CMD 0x3bc2 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h136 #define mmUVD_SEMA_CMD macro
H A Dvcn_2_5_offset.h805 #define mmUVD_SEMA_CMD macro
H A Dvcn_2_0_0_offset.h808 #define mmUVD_SEMA_CMD macro
H A Dvcn_3_0_0_offset.h1191 #define mmUVD_SEMA_CMD macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h136 #define mmUVD_SEMA_CMD macro
H A Dvcn_2_5_offset.h805 #define mmUVD_SEMA_CMD macro
H A Dvcn_2_0_0_offset.h808 #define mmUVD_SEMA_CMD macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h136 #define mmUVD_SEMA_CMD macro
H A Dvcn_2_5_offset.h805 #define mmUVD_SEMA_CMD macro
H A Dvcn_2_0_0_offset.h808 #define mmUVD_SEMA_CMD macro

12