Home
last modified time | relevance | path

Searched refs:mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL (Results 1 – 25 of 45) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h79 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_4_0_d.h81 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3DB2 macro
H A Duvd_3_1_d.h81 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_5_0_d.h85 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_6_0_d.h101 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_7_0_offset.h214 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h79 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_4_0_d.h81 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3DB2 macro
H A Duvd_3_1_d.h81 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_5_0_d.h85 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_6_0_d.h101 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_7_0_offset.h214 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_d.h81 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3DB2 macro
H A Duvd_4_2_d.h79 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_3_1_d.h81 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_5_0_d.h85 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_6_0_d.h101 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3db2 macro
H A Duvd_7_0_offset.h214 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h400 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
H A Dvcn_2_5_offset.h819 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h400 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
H A Dvcn_2_5_offset.h819 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h400 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
H A Dvcn_2_5_offset.h819 #define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v3_1.c662 tmp = PACKET0(mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL, 0); in uvd_v3_1_hw_init()

12