Home
last modified time | relevance | path

Searched refs:reg_A (Results 1 – 17 of 17) sorted by relevance

/dports/emulators/vt100/terminal-simulator-0.2/vt100/
H A Dcpu.c24 #define reg_A reg[7] macro
279 reg_A = reg_A << 1 | reg_A >> 7; in rlc()
302 reg_A = reg_A >> 1 | reg_A << 7; in rrc()
310 reg_A = (reg_A << 1) | carry; in ral()
317 reg_A = (reg_A >> 1) | (carry << 7); in rar()
335 reg_A = alu (0x00, reg_A, act); in daa()
346 reg_A = ~reg_A; in cma()
386 reg_A = alu (insn & 0x38, reg_A, src (insn)); in arit()
391 reg_A = alu (insn & 0x38, reg_A, load (reg_HL)); in aritm()
465 reg_A = alu (insn & 0x38, reg_A, fetch ()); in imm()
[all …]
/dports/devel/asmx/asmx-1.8.2_2/
H A Dasmf8.c27 reg_A = 16, // 16 - accumulator enumerator
181 if (reg >= 0) return reg + reg_A; in Get_F8_Reg()
278 case reg_A: in DoCPUOpcode()
313 if (reg2 == reg_A) val = 0x04; // LR KU,A in DoCPUOpcode()
317 if (reg2 == reg_A) val = 0x05; // LR KL,A in DoCPUOpcode()
321 if (reg2 == reg_A) val = 0x06; // LR QU,A in DoCPUOpcode()
325 if (reg2 == reg_A) val = 0x07; // LR QL,A in DoCPUOpcode()
329 if (reg2 == reg_A) val = 0x0B; // LR IS,A in DoCPUOpcode()
350 if (reg_0 <= reg1 && reg1 <= reg_0+14 && reg2 == reg_A) in DoCPUOpcode()
H A Dasmz80.c47 reg_A, // 7 enumerator
205 case reg_A: // ADD A,r in DoArith()
272 case reg_A: // LD r,? in DoCPUOpcode()
522 case reg_A: in DoCPUOpcode()
618 case reg_A: in DoCPUOpcode()
669 case reg_A: in DoCPUOpcode()
710 case reg_A: // INC r in DoCPUOpcode()
849 case reg_A: in DoCPUOpcode()
859 if (reg1 != reg_A) in DoCPUOpcode()
916 case reg_A: in DoCPUOpcode()
[all …]
/dports/emulators/mess/mame-mame0226/src/devices/machine/
H A Drtc65271.cpp43 reg_A, enumerator
189 m_regs[reg_A] = buf & (reg_A_DV /*| reg_A_RS*/); in nvram_read()
273 buf = m_regs[reg_A] & (reg_A_DV | reg_A_RS); in nvram_write()
322 case reg_A: in read()
388 case reg_A: in write()
411 m_regs[reg_A] = (data & ~reg_A_UIP) | (m_regs[reg_A] & reg_A_UIP); in write()
419 m_regs[reg_A] &= ~reg_A_UIP; in write()
495 if (((m_regs[reg_A] & reg_A_DV) == 0x20) && ! (m_regs[reg_B] & reg_B_SET)) in TIMER_CALLBACK_MEMBER()
497 m_regs[reg_A] |= reg_A_UIP; in TIMER_CALLBACK_MEMBER()
518 if (! (m_regs[reg_A] & reg_A_UIP)) in TIMER_CALLBACK_MEMBER()
[all …]
/dports/emulators/mame/mame-mame0226/src/devices/machine/
H A Drtc65271.cpp43 reg_A, enumerator
189 m_regs[reg_A] = buf & (reg_A_DV /*| reg_A_RS*/); in nvram_read()
273 buf = m_regs[reg_A] & (reg_A_DV | reg_A_RS); in nvram_write()
322 case reg_A: in read()
388 case reg_A: in write()
411 m_regs[reg_A] = (data & ~reg_A_UIP) | (m_regs[reg_A] & reg_A_UIP); in write()
419 m_regs[reg_A] &= ~reg_A_UIP; in write()
495 if (((m_regs[reg_A] & reg_A_DV) == 0x20) && ! (m_regs[reg_B] & reg_B_SET)) in TIMER_CALLBACK_MEMBER()
497 m_regs[reg_A] |= reg_A_UIP; in TIMER_CALLBACK_MEMBER()
518 if (! (m_regs[reg_A] & reg_A_UIP)) in TIMER_CALLBACK_MEMBER()
[all …]
/dports/lang/gnat_util/gcc-6-20180516/gcc/config/nds32/
H A Dnds32.md978 /* GT reg_A, const_int => !(LT reg_A, const_int + 1) */
1019 /* GT reg_A, reg_B => LT reg_B, reg_A */
1044 /* GE reg_A, reg_B => !(LT reg_A, reg_B) */
1045 /* GE reg_A, const_int => !(LT reg_A, const_int) */
1069 /* LT reg_A, reg_B => LT reg_A, reg_B */
1070 /* LT reg_A, const_int => LT reg_A, const_int */
1096 /* LE reg_A, const_int => LT reg_A, const_int + 1 */
1126 /* LE reg_A, reg_B => !(LT reg_B, reg_A) */
1684 /* reg_R = (reg_A > reg_B) --> slt reg_R, reg_B, reg_A */
1750 /* reg_R = (reg_A < reg_B) --> slt reg_R, reg_A, reg_B */
[all …]
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/config/nds32/
H A Dnds32.md979 /* GT reg_A, const_int => !(LT reg_A, const_int + 1) */
1020 /* GT reg_A, reg_B => LT reg_B, reg_A */
1045 /* GE reg_A, reg_B => !(LT reg_A, reg_B) */
1046 /* GE reg_A, const_int => !(LT reg_A, const_int) */
1070 /* LT reg_A, reg_B => LT reg_A, reg_B */
1071 /* LT reg_A, const_int => LT reg_A, const_int */
1097 /* LE reg_A, const_int => LT reg_A, const_int + 1 */
1127 /* LE reg_A, reg_B => !(LT reg_B, reg_A) */
1685 /* reg_R = (reg_A > reg_B) --> slt reg_R, reg_B, reg_A */
1751 /* reg_R = (reg_A < reg_B) --> slt reg_R, reg_A, reg_B */
[all …]
/dports/lang/gcc6-aux/gcc-6-20180516/gcc/config/nds32/
H A Dnds32.md978 /* GT reg_A, const_int => !(LT reg_A, const_int + 1) */
1019 /* GT reg_A, reg_B => LT reg_B, reg_A */
1044 /* GE reg_A, reg_B => !(LT reg_A, reg_B) */
1045 /* GE reg_A, const_int => !(LT reg_A, const_int) */
1069 /* LT reg_A, reg_B => LT reg_A, reg_B */
1070 /* LT reg_A, const_int => LT reg_A, const_int */
1096 /* LE reg_A, const_int => LT reg_A, const_int + 1 */
1126 /* LE reg_A, reg_B => !(LT reg_B, reg_A) */
1684 /* reg_R = (reg_A > reg_B) --> slt reg_R, reg_B, reg_A */
1750 /* reg_R = (reg_A < reg_B) --> slt reg_R, reg_A, reg_B */
[all …]
/dports/security/p5-Net-SAML/zxid-1.42/
H A Daklog.c837 case REG_0: p->tag_A = T0; p->reg_A = R0; break;
838 case REG_1: p->tag_A = T1; p->reg_A = R1; break;
839 case REG_2: p->tag_A = T2; p->reg_A = R2; break;
840 case REG_3: p->tag_A = T3; p->reg_A = R3; break;
844 case AK_TRACE_CALL_RAZ: p->tag_A = T0; p->reg_A = R0; break;
855 if (ONE_OF_2(p->tag_A, VAL_STR, VAL_LSTR) && p->reg_A) {
858 case VAL_STR: len2 = DSS_LEN(p->reg_A); s2 = S_S(p->reg_A); break;
859 case VAL_LSTR: len2 = LSTR_LEN(p->reg_A); s2 = LSTR_S(p->reg_A); break;
889 } else if (ONE_OF_2(p->tag_A, VAL_STR, VAL_LSTR) && p->reg_A) { /* A only */
891 case VAL_STR: len = S_LEN(p->reg_A); s = S_S(p->reg_A); break;
[all …]
/dports/math/gmp-ecm/ecm-7.0.4/
H A Dcudakernel_default.cu119 digit_t reg_A = A[threadIdx.x]; in Cuda_Mulint_mod() local
122 __mul_lo(r[threadIdx.x],reg_A,b); in Cuda_Mulint_mod()
123 __mul_hi(reg_hi,reg_A,b); in Cuda_Mulint_mod()
/dports/math/onednn/oneDNN-2.5.1/src/cpu/x64/brgemm/
H A Djit_brdgmm_kernel.hpp57 const reg64_t reg_A = abi_not_param1; member
69 const reg64_t reg_aux1_A = reg_A; // brgemm_strd
H A Djit_brgemm_amx_uker.cpp107 const reg64_t reg_A = r11; member
877 mov(reg_A, in set_A_B_matrices()
884 mov(reg_A, in set_A_B_matrices()
941 maybe_tileloadd_nt(Tmm(brg.get_A_tensor(bdb)), reg_A, in gemm_microkernel_amx()
H A Djit_brgemm_kernel.cpp111 const reg64_t reg_A = r13; member
696 mov(reg_A, ptr[param1 + GET_OFF(ptr_A)]); in read_params()
699 mov(reg_A, ptr[param1 + GET_OFF(ptr_B)]); in read_params()
1227 mov(reg_aux1_A, reg_A); in restore_A_B_matrices()
1270 mov(reg_aux_A, reg_A); in set_A_B_matrices()
H A Djit_brdgmm_kernel.cpp93 mov(reg_A, ptr[param1 + GET_OFF(ptr_A)]); in read_params()
153 mov(reg_aux_A, reg_A); in set_A_B_matrices()
/dports/multimedia/libxine/xine-lib-1.2.11/contrib/nosefart/
H A Dnes6502.c1144 A = reg_A; \
1154 reg_A = A; \
1171 static uint8 reg_A, reg_P, reg_X, reg_Y, reg_S; variable
1438 reg_A = cpu->a_reg; in nes6502_setcontext()
1464 cpu->a_reg = reg_A; in nes6502_getcontext()
2513 reg_A = reg_X = reg_Y = 0; in nes6502_init()
/dports/audio/nosefart/nosefart-1.92f-mls/src/cpu/nes6502/
H A Dnes6502.c1139 A = reg_A; \
1149 reg_A = A; \
1166 static uint8 reg_A, reg_P, reg_X, reg_Y, reg_S;
1433 reg_A = cpu->a_reg;
1459 cpu->a_reg = reg_A;
2508 reg_A = reg_X = reg_Y = 0;
/dports/misc/mxnet/incubator-mxnet-1.9.0/3rdparty/mkldnn/src/cpu/x64/brgemm/
H A Djit_brgemm_kernel.cpp104 const reg64_t reg_A = r13; member
446 mov(reg_A, ptr[param1 + GET_OFF(ptr_A)]); in read_params()
449 mov(reg_A, ptr[param1 + GET_OFF(ptr_B)]); in read_params()
1099 mov(reg_aux1_A, reg_A); in restore_A_B_matrices()
1142 mov(reg_aux_A, reg_A); in set_A_B_matrices()