Home
last modified time | relevance | path

Searched refs:rtl92e_writeb (Results 1 – 25 of 33) sorted by relevance

12

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/staging/rtl8192e/rtl8192e/
H A Drtl_dm.c432 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_dm_check_rate_adaptive()
1193 rtl92e_writeb(dev, UFWP, 1); in rtl92e_dm_restore_state()
1406 rtl92e_writeb(dev, 0xa0a, 0x08); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1443 rtl92e_writeb(dev, 0xa0a, 0xcd); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1652 rtl92e_writeb(dev, 0xa0a, 0x08); in _rtl92e_dm_cs_ratio()
2239 rtl92e_writeb(dev, 0xc3b, 0x41); in _rtl92e_dm_start_hw_fsync()
2251 rtl92e_writeb(dev, 0xc3b, 0x49); in _rtl92e_dm_end_hw_fsync()
2264 rtl92e_writeb(dev, 0xC36, 0x5c); in _rtl92e_dm_end_sw_fsync()
2266 rtl92e_writeb(dev, 0xC3e, 0x96); in _rtl92e_dm_end_sw_fsync()
2391 rtl92e_writeb(dev, in _rtl92e_dm_check_fsync()
[all …]
H A Drtl_eeprom.c22 rtl92e_writeb(dev, EPROM_CMD, reg); in _rtl92e_gpio_write_bit()
71 rtl92e_writeb(dev, EPROM_CMD, in rtl92e_eeprom_read()
81 rtl92e_writeb(dev, EPROM_CMD, in rtl92e_eeprom_read()
H A Dr8192E_dev.c37 rtl92e_writeb(dev, BCN_ERR_THRESH, 100); in rtl92e_start_beacon()
78 rtl92e_writeb(dev, MSR, msr); in _rtl92e_update_msr()
119 rtl92e_writeb(dev, MSR, btMsr); in rtl92e_set_reg()
280 rtl92e_writeb(dev, SIFS, val[0]); in rtl92e_set_reg()
674 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_hwconfig()
704 rtl92e_writeb(dev, ANAPAR, 0x37); in rtl92e_start_adapter()
807 rtl92e_writeb(dev, 0xbe, 0xc0); in rtl92e_start_adapter()
855 rtl92e_writeb(dev, 0x87, 0x0); in rtl92e_start_adapter()
981 rtl92e_writeb(dev, 0x173, 0); in rtl92e_link_change()
2105 rtl92e_writeb(dev, PMR, 0x5); in rtl92e_stop_adapter()
[all …]
H A Drtl_pm.c43 rtl92e_writeb(dev, PMR, 0x5); in rtl92e_suspend()
44 rtl92e_writeb(dev, MacBlkCtrl, 0xa); in rtl92e_suspend()
H A Dr8192E_phy.c535 rtl92e_writeb(dev, BB_GLOBAL_RESET, (bRegValue|BB_GLOBAL_RESET_BIT)); in _rtl92e_bb_config_para_file()
935 rtl92e_writeb(dev, CurrentCmd->Para1, in _rtl92e_phy_switch_channel_step()
1176 rtl92e_writeb(dev, BW_OPMODE, regBwOpMode); in _rtl92e_set_bw_mode_work_item()
1181 rtl92e_writeb(dev, BW_OPMODE, regBwOpMode); in _rtl92e_set_bw_mode_work_item()
1335 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, initial_gain); in rtl92e_init_gain()
1336 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, initial_gain); in rtl92e_init_gain()
1337 rtl92e_writeb(dev, rOFDM0_XCAGCCore1, initial_gain); in rtl92e_init_gain()
1338 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, initial_gain); in rtl92e_init_gain()
1341 rtl92e_writeb(dev, 0xa0a, POWER_DETECTION_TH); in rtl92e_init_gain()
1403 rtl92e_writeb(dev, ANAPAR_FOR_8192PciE, 0x07); in rtl92e_set_rf_off()
[all …]
H A Dr8192E_cmdpkt.c82 rtl92e_writeb(dev, TPPoll, TPPoll_CQ); in rtl92e_send_cmd_pkt()
H A Dr8192E_firmware.c37 rtl92e_writeb(dev, CPU_GEN, in _rtl92e_fw_boot_cpu()
H A Drtl_cam.c53 rtl92e_writeb(dev, SECR, SECR_value); in rtl92e_enable_hw_security_config()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/staging/rtl8192e/rtl8192e/
H A Drtl_dm.c432 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_dm_check_rate_adaptive()
1193 rtl92e_writeb(dev, UFWP, 1); in rtl92e_dm_restore_state()
1406 rtl92e_writeb(dev, 0xa0a, 0x08); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1443 rtl92e_writeb(dev, 0xa0a, 0xcd); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1652 rtl92e_writeb(dev, 0xa0a, 0x08); in _rtl92e_dm_cs_ratio()
2239 rtl92e_writeb(dev, 0xc3b, 0x41); in _rtl92e_dm_start_hw_fsync()
2251 rtl92e_writeb(dev, 0xc3b, 0x49); in _rtl92e_dm_end_hw_fsync()
2264 rtl92e_writeb(dev, 0xC36, 0x5c); in _rtl92e_dm_end_sw_fsync()
2266 rtl92e_writeb(dev, 0xC3e, 0x96); in _rtl92e_dm_end_sw_fsync()
2391 rtl92e_writeb(dev, in _rtl92e_dm_check_fsync()
[all …]
H A Drtl_eeprom.c22 rtl92e_writeb(dev, EPROM_CMD, reg); in _rtl92e_gpio_write_bit()
71 rtl92e_writeb(dev, EPROM_CMD, in rtl92e_eeprom_read()
81 rtl92e_writeb(dev, EPROM_CMD, in rtl92e_eeprom_read()
H A Dr8192E_dev.c37 rtl92e_writeb(dev, BCN_ERR_THRESH, 100); in rtl92e_start_beacon()
78 rtl92e_writeb(dev, MSR, msr); in _rtl92e_update_msr()
119 rtl92e_writeb(dev, MSR, btMsr); in rtl92e_set_reg()
280 rtl92e_writeb(dev, SIFS, val[0]); in rtl92e_set_reg()
674 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_hwconfig()
704 rtl92e_writeb(dev, ANAPAR, 0x37); in rtl92e_start_adapter()
807 rtl92e_writeb(dev, 0xbe, 0xc0); in rtl92e_start_adapter()
855 rtl92e_writeb(dev, 0x87, 0x0); in rtl92e_start_adapter()
981 rtl92e_writeb(dev, 0x173, 0); in rtl92e_link_change()
2105 rtl92e_writeb(dev, PMR, 0x5); in rtl92e_stop_adapter()
[all …]
H A Drtl_pm.c43 rtl92e_writeb(dev, PMR, 0x5); in rtl92e_suspend()
44 rtl92e_writeb(dev, MacBlkCtrl, 0xa); in rtl92e_suspend()
H A Dr8192E_phy.c535 rtl92e_writeb(dev, BB_GLOBAL_RESET, (bRegValue|BB_GLOBAL_RESET_BIT)); in _rtl92e_bb_config_para_file()
935 rtl92e_writeb(dev, CurrentCmd->Para1, in _rtl92e_phy_switch_channel_step()
1176 rtl92e_writeb(dev, BW_OPMODE, regBwOpMode); in _rtl92e_set_bw_mode_work_item()
1181 rtl92e_writeb(dev, BW_OPMODE, regBwOpMode); in _rtl92e_set_bw_mode_work_item()
1335 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, initial_gain); in rtl92e_init_gain()
1336 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, initial_gain); in rtl92e_init_gain()
1337 rtl92e_writeb(dev, rOFDM0_XCAGCCore1, initial_gain); in rtl92e_init_gain()
1338 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, initial_gain); in rtl92e_init_gain()
1341 rtl92e_writeb(dev, 0xa0a, POWER_DETECTION_TH); in rtl92e_init_gain()
1403 rtl92e_writeb(dev, ANAPAR_FOR_8192PciE, 0x07); in rtl92e_set_rf_off()
[all …]
H A Dr8192E_cmdpkt.c82 rtl92e_writeb(dev, TPPoll, TPPoll_CQ); in rtl92e_send_cmd_pkt()
H A Dr8192E_firmware.c37 rtl92e_writeb(dev, CPU_GEN, in _rtl92e_fw_boot_cpu()
H A Drtl_cam.c53 rtl92e_writeb(dev, SECR, SECR_value); in rtl92e_enable_hw_security_config()
H A Drtl_core.h566 void rtl92e_writeb(struct net_device *dev, int x, u8 y);
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/staging/rtl8192e/rtl8192e/
H A Drtl_dm.c432 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_dm_check_rate_adaptive()
1193 rtl92e_writeb(dev, UFWP, 1); in rtl92e_dm_restore_state()
1406 rtl92e_writeb(dev, 0xa0a, 0x08); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1443 rtl92e_writeb(dev, 0xa0a, 0xcd); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1652 rtl92e_writeb(dev, 0xa0a, 0x08); in _rtl92e_dm_cs_ratio()
2239 rtl92e_writeb(dev, 0xc3b, 0x41); in _rtl92e_dm_start_hw_fsync()
2251 rtl92e_writeb(dev, 0xc3b, 0x49); in _rtl92e_dm_end_hw_fsync()
2264 rtl92e_writeb(dev, 0xC36, 0x5c); in _rtl92e_dm_end_sw_fsync()
2266 rtl92e_writeb(dev, 0xC3e, 0x96); in _rtl92e_dm_end_sw_fsync()
2391 rtl92e_writeb(dev, in _rtl92e_dm_check_fsync()
[all …]
H A Drtl_eeprom.c22 rtl92e_writeb(dev, EPROM_CMD, reg); in _rtl92e_gpio_write_bit()
71 rtl92e_writeb(dev, EPROM_CMD, in rtl92e_eeprom_read()
81 rtl92e_writeb(dev, EPROM_CMD, in rtl92e_eeprom_read()
H A Dr8192E_dev.c37 rtl92e_writeb(dev, BCN_ERR_THRESH, 100); in rtl92e_start_beacon()
78 rtl92e_writeb(dev, MSR, msr); in _rtl92e_update_msr()
119 rtl92e_writeb(dev, MSR, btMsr); in rtl92e_set_reg()
280 rtl92e_writeb(dev, SIFS, val[0]); in rtl92e_set_reg()
674 rtl92e_writeb(dev, UFWP, 1); in _rtl92e_hwconfig()
704 rtl92e_writeb(dev, ANAPAR, 0x37); in rtl92e_start_adapter()
807 rtl92e_writeb(dev, 0xbe, 0xc0); in rtl92e_start_adapter()
855 rtl92e_writeb(dev, 0x87, 0x0); in rtl92e_start_adapter()
981 rtl92e_writeb(dev, 0x173, 0); in rtl92e_link_change()
2105 rtl92e_writeb(dev, PMR, 0x5); in rtl92e_stop_adapter()
[all …]
H A Drtl_pm.c43 rtl92e_writeb(dev, PMR, 0x5); in rtl92e_suspend()
44 rtl92e_writeb(dev, MacBlkCtrl, 0xa); in rtl92e_suspend()
H A Dr8192E_phy.c535 rtl92e_writeb(dev, BB_GLOBAL_RESET, (bRegValue|BB_GLOBAL_RESET_BIT)); in _rtl92e_bb_config_para_file()
935 rtl92e_writeb(dev, CurrentCmd->Para1, in _rtl92e_phy_switch_channel_step()
1176 rtl92e_writeb(dev, BW_OPMODE, regBwOpMode); in _rtl92e_set_bw_mode_work_item()
1181 rtl92e_writeb(dev, BW_OPMODE, regBwOpMode); in _rtl92e_set_bw_mode_work_item()
1335 rtl92e_writeb(dev, rOFDM0_XAAGCCore1, initial_gain); in rtl92e_init_gain()
1336 rtl92e_writeb(dev, rOFDM0_XBAGCCore1, initial_gain); in rtl92e_init_gain()
1337 rtl92e_writeb(dev, rOFDM0_XCAGCCore1, initial_gain); in rtl92e_init_gain()
1338 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, initial_gain); in rtl92e_init_gain()
1341 rtl92e_writeb(dev, 0xa0a, POWER_DETECTION_TH); in rtl92e_init_gain()
1403 rtl92e_writeb(dev, ANAPAR_FOR_8192PciE, 0x07); in rtl92e_set_rf_off()
[all …]
H A Dr8192E_cmdpkt.c82 rtl92e_writeb(dev, TPPoll, TPPoll_CQ); in rtl92e_send_cmd_pkt()
H A Dr8192E_firmware.c37 rtl92e_writeb(dev, CPU_GEN, in _rtl92e_fw_boot_cpu()
H A Drtl_cam.c53 rtl92e_writeb(dev, SECR, SECR_value); in rtl92e_enable_hw_security_config()

12