Home
last modified time | relevance | path

Searched refs:s_channel_up (Results 1 – 5 of 5) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/x300/sim/aurora_loopback/
H A Daurora_loopback_tb.sv42 wire m_channel_up, s_channel_up; net
141 .channel_up(s_channel_up), .hard_err(s_hard_err), .soft_err(s_soft_err)
158 .channel_up(s_channel_up), .hard_err(s_hard_err), .soft_err(s_soft_err),
191 while (s_channel_up !== 1'b1) @(posedge s_user_clk);
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/sim/ten_gig_eth_loopback/
H A Dten_gig_eth_loopback_tb.sv43 wire m_channel_up, s_channel_up; net
91 assign s_channel_up = s_phy_status[0];
352 while (s_channel_up !== 1'b1) @(posedge s_user_clk);
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/sim/one_gig_eth_loopback/
H A Done_gig_eth_loopback_tb.sv42 wire m_channel_up, s_channel_up; net
57 assign s_channel_up = s_phy_status[0];
267 while (s_channel_up !== 1'b1) @(posedge s_user_clk);
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/sim/arm_to_sfp_loopback/
H A Darm_to_sfp_tb.sv43 wire m_channel_up, s_channel_up; net
94 assign s_channel_up = s_phy_status[0];
348 while (s_channel_up !== 1'b1) @(posedge s_user_clk);
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/sim/aurora_loopback/
H A Daurora_loopback_tb.sv52 wire m_channel_up, s_channel_up; net