Home
last modified time | relevance | path

Searched refs:set_wptr (Results 1 – 25 of 98) sorted by relevance

1234

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Dradeon_asic.c195 .set_wptr = &r100_gfx_set_wptr,
345 .set_wptr = &r100_gfx_set_wptr,
359 .set_wptr = &r100_gfx_set_wptr,
916 .set_wptr = &r600_gfx_set_wptr,
929 .set_wptr = &r600_dma_set_wptr,
1014 .set_wptr = &uvd_v1_0_set_wptr,
1213 .set_wptr = &uvd_v1_0_set_wptr,
1320 .set_wptr = &r600_gfx_set_wptr,
1333 .set_wptr = &r600_dma_set_wptr,
1658 .set_wptr = &uvd_v1_0_set_wptr,
[all …]
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Dradeon_asic.c195 .set_wptr = &r100_gfx_set_wptr,
345 .set_wptr = &r100_gfx_set_wptr,
359 .set_wptr = &r100_gfx_set_wptr,
916 .set_wptr = &r600_gfx_set_wptr,
929 .set_wptr = &r600_dma_set_wptr,
1014 .set_wptr = &uvd_v1_0_set_wptr,
1213 .set_wptr = &uvd_v1_0_set_wptr,
1320 .set_wptr = &r600_gfx_set_wptr,
1333 .set_wptr = &r600_dma_set_wptr,
1658 .set_wptr = &uvd_v1_0_set_wptr,
[all …]
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Dradeon_asic.c195 .set_wptr = &r100_gfx_set_wptr,
345 .set_wptr = &r100_gfx_set_wptr,
359 .set_wptr = &r100_gfx_set_wptr,
916 .set_wptr = &r600_gfx_set_wptr,
929 .set_wptr = &r600_dma_set_wptr,
1014 .set_wptr = &uvd_v1_0_set_wptr,
1213 .set_wptr = &uvd_v1_0_set_wptr,
1320 .set_wptr = &r600_gfx_set_wptr,
1333 .set_wptr = &r600_dma_set_wptr,
1658 .set_wptr = &uvd_v1_0_set_wptr,
[all …]
/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_asic.c187 .set_wptr = &r100_gfx_set_wptr,
335 .set_wptr = &r100_gfx_set_wptr,
888 .set_wptr = &r600_gfx_set_wptr,
901 .set_wptr = &r600_dma_set_wptr,
1173 .set_wptr = &uvd_v1_0_set_wptr,
1281 .set_wptr = &r600_gfx_set_wptr,
1294 .set_wptr = &r600_dma_set_wptr,
1621 .set_wptr = &uvd_v1_0_set_wptr,
1975 .set_wptr = &cik_gfx_set_wptr,
2005 .set_wptr = &cik_sdma_set_wptr,
[all …]
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ring.h149 void (*set_wptr)(struct amdgpu_ring *ring); member
260 #define amdgpu_ring_set_wptr(r) (r)->funcs->set_wptr((r))
H A Djpeg_v2_5.c594 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
624 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
H A Dvce_v3_0.c901 .set_wptr = vce_v3_0_ring_set_wptr,
925 .set_wptr = vce_v3_0_ring_set_wptr,
H A Duvd_v6_0.c1533 .set_wptr = uvd_v6_0_ring_set_wptr,
1559 .set_wptr = uvd_v6_0_ring_set_wptr,
1588 .set_wptr = uvd_v6_0_enc_ring_set_wptr,
H A Djpeg_v3_0.c559 .set_wptr = jpeg_v3_0_dec_ring_set_wptr,
H A Dvcn_v2_5.c1524 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1554 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1654 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
1684 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
H A Dvce_v2_0.c611 .set_wptr = vce_v2_0_ring_set_wptr,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ring.h149 void (*set_wptr)(struct amdgpu_ring *ring); member
260 #define amdgpu_ring_set_wptr(r) (r)->funcs->set_wptr((r))
H A Djpeg_v2_5.c594 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
624 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
H A Dvce_v3_0.c901 .set_wptr = vce_v3_0_ring_set_wptr,
925 .set_wptr = vce_v3_0_ring_set_wptr,
H A Duvd_v6_0.c1533 .set_wptr = uvd_v6_0_ring_set_wptr,
1559 .set_wptr = uvd_v6_0_ring_set_wptr,
1588 .set_wptr = uvd_v6_0_enc_ring_set_wptr,
H A Djpeg_v3_0.c559 .set_wptr = jpeg_v3_0_dec_ring_set_wptr,
H A Dvcn_v2_5.c1524 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1554 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1654 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
1684 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
H A Dvce_v2_0.c611 .set_wptr = vce_v2_0_ring_set_wptr,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ring.h149 void (*set_wptr)(struct amdgpu_ring *ring); member
260 #define amdgpu_ring_set_wptr(r) (r)->funcs->set_wptr((r))
H A Djpeg_v2_5.c594 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
624 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
H A Dvce_v3_0.c901 .set_wptr = vce_v3_0_ring_set_wptr,
925 .set_wptr = vce_v3_0_ring_set_wptr,
H A Duvd_v6_0.c1533 .set_wptr = uvd_v6_0_ring_set_wptr,
1559 .set_wptr = uvd_v6_0_ring_set_wptr,
1588 .set_wptr = uvd_v6_0_enc_ring_set_wptr,
H A Djpeg_v3_0.c559 .set_wptr = jpeg_v3_0_dec_ring_set_wptr,
H A Dvcn_v2_5.c1524 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1554 .set_wptr = vcn_v2_5_dec_ring_set_wptr,
1654 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
1684 .set_wptr = vcn_v2_5_enc_ring_set_wptr,
H A Dvce_v2_0.c611 .set_wptr = vce_v2_0_ring_set_wptr,

1234