Home
last modified time | relevance | path

Searched refs:tcg_regno (Results 1 – 17 of 17) sorted by relevance

/dports/emulators/qemu5/qemu-5.2.0/target/arm/
H A Dtranslate.c2816 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2828 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2829 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2831 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2838 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2850 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2851 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2853 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
H A Dtranslate-a64.c7507 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
7543 tcg_regno = tcg_const_i32(rn); in disas_simd_tb()
7547 tcg_regno, tcg_numregs); in disas_simd_tb()
7551 tcg_regno, tcg_numregs); in disas_simd_tb()
7554 tcg_temp_free_i32(tcg_regno); in disas_simd_tb()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/arm/
H A Dtranslate.c2898 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2910 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2911 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2913 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2920 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2932 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2933 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2935 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
/dports/emulators/qemu/qemu-6.2.0/target/arm/
H A Dtranslate.c2871 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2883 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2884 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2886 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2893 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2905 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2906 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2908 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
/dports/emulators/qemu60/qemu-6.0.0/target/arm/
H A Dtranslate.c2882 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2894 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2895 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2897 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2904 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2916 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2917 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2919 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/arm/
H A Dtranslate.c2921 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2933 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2934 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2936 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2943 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2955 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2956 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2958 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
H A Dtranslate-a64.c7042 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
7074 tcg_regno = tcg_const_i32(rn); in disas_simd_tb()
7078 tcg_regno, tcg_numregs); in disas_simd_tb()
7082 tcg_regno, tcg_numregs); in disas_simd_tb()
7085 tcg_temp_free_i32(tcg_regno); in disas_simd_tb()
/dports/emulators/qemu42/qemu-4.2.1/target/arm/
H A Dtranslate.c2955 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2967 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2968 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2970 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2977 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2989 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2990 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2992 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
H A Dtranslate-a64.c6875 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
6907 tcg_regno = tcg_const_i32(rn); in disas_simd_tb()
6911 tcg_regno, tcg_numregs); in disas_simd_tb()
6915 tcg_regno, tcg_numregs); in disas_simd_tb()
6918 tcg_temp_free_i32(tcg_regno); in disas_simd_tb()
/dports/emulators/qemu-utils/qemu-4.2.1/target/arm/
H A Dtranslate.c2955 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2967 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2968 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2970 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2977 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2989 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2990 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2992 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
H A Dtranslate-a64.c6875 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
6907 tcg_regno = tcg_const_i32(rn); in disas_simd_tb()
6911 tcg_regno, tcg_numregs); in disas_simd_tb()
6915 tcg_regno, tcg_numregs); in disas_simd_tb()
6918 tcg_temp_free_i32(tcg_regno); in disas_simd_tb()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/arm/
H A Dtranslate.c2921 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
2933 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
2934 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
2936 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
2943 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
2955 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
2956 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
2958 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
H A Dtranslate-a64.c7042 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
7074 tcg_regno = tcg_const_i32(rn); in disas_simd_tb()
7078 tcg_regno, tcg_numregs); in disas_simd_tb()
7082 tcg_regno, tcg_numregs); in disas_simd_tb()
7085 tcg_temp_free_i32(tcg_regno); in disas_simd_tb()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/arm/
H A Dtranslate.c4563 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_msr_banked() local
4575 tcg_regno = tcg_const_i32(regno); in gen_msr_banked()
4576 gen_helper_msr_banked(cpu_env, tcg_reg, tcg_tgtmode, tcg_regno); in gen_msr_banked()
4578 tcg_temp_free_i32(tcg_regno); in gen_msr_banked()
4585 TCGv_i32 tcg_reg, tcg_tgtmode, tcg_regno; in gen_mrs_banked() local
4597 tcg_regno = tcg_const_i32(regno); in gen_mrs_banked()
4598 gen_helper_mrs_banked(tcg_reg, cpu_env, tcg_tgtmode, tcg_regno); in gen_mrs_banked()
4600 tcg_temp_free_i32(tcg_regno); in gen_mrs_banked()
H A Dtranslate-a64.c6267 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
6299 tcg_regno = tcg_const_i32(rn); in disas_simd_tb()
6303 tcg_regno, tcg_numregs); in disas_simd_tb()
6307 tcg_regno, tcg_numregs); in disas_simd_tb()
6310 tcg_temp_free_i32(tcg_regno); in disas_simd_tb()
/dports/emulators/py-unicorn/unicorn-1.0.2/qemu/target-arm/
H A Dtranslate-a64.c5243 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
5275 tcg_regno = tcg_const_i32(tcg_ctx, rn); in disas_simd_tb()
5279 tcg_regno, tcg_numregs); in disas_simd_tb()
5283 tcg_regno, tcg_numregs); in disas_simd_tb()
5286 tcg_temp_free_i32(tcg_ctx, tcg_regno); in disas_simd_tb()
/dports/emulators/unicorn/unicorn-1.0.2/qemu/target-arm/
H A Dtranslate-a64.c5243 TCGv_i32 tcg_regno, tcg_numregs; in disas_simd_tb() local
5275 tcg_regno = tcg_const_i32(tcg_ctx, rn); in disas_simd_tb()
5279 tcg_regno, tcg_numregs); in disas_simd_tb()
5283 tcg_regno, tcg_numregs); in disas_simd_tb()
5286 tcg_temp_free_i32(tcg_ctx, tcg_regno); in disas_simd_tb()