Home
last modified time | relevance | path

Searched refs:u_imm (Results 1 – 7 of 7) sorted by relevance

/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/insns/
H A Dlui.h1 WRITE_RD(insn.u_imm());
H A Dauipc.h1 WRITE_RD(sext_xlen(insn.u_imm() + pc));
/dports/misc/rump/buildrump.sh-b914579/src/lib/libc/citrus/modules/
H A Dcitrus_mapper_zone.c76 u_int32_t u_imm; member
80 #define ps_u_imm u.u_imm
/dports/lang/micropython/micropython-1.17/py/
H A Demitnative.c193 mp_int_t u_imm; member
859 ASM_MOV_REG_IMM(emit->as, reg_dest, si->data.u_imm); in load_reg_stack_imm()
863 ASM_MOV_REG_IMM(emit->as, reg_dest, si->data.u_imm); in load_reg_stack_imm()
865 emit_native_mov_reg_const(emit, reg_dest, MP_F_CONST_FALSE_OBJ + si->data.u_imm); in load_reg_stack_imm()
867 ASM_MOV_REG_IMM(emit->as, reg_dest, (uintptr_t)MP_OBJ_NEW_SMALL_INT(si->data.u_imm)); in load_reg_stack_imm()
887 … DEBUG_printf(" imm(" INT_FMT ") to local(%u)\n", si->data.u_imm, emit->stack_start + i); in need_stack_settled()
992 si->data.u_imm = imm; in emit_post_push_imm()
1558 mp_int_t index_value = top->data.u_imm; in emit_native_load_subscr()
1766 mp_int_t index_value = top->data.u_imm; in emit_native_store_subscr()
2726 vtype_kind_t vtype_cast = peek_stack(emit, 1)->data.u_imm; in emit_native_call_function()
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/disasm/
H A Ddisasm.cc114 s << std::hex << "0x" << ((uint32_t)insn.u_imm() >> 12); in to_string()
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/
H A Ddecode.h87 int64_t u_imm() { return int64_t(b) >> 12 << 12; } in u_imm() function
/dports/emulators/gxemul/gxemul-0.6.3/
H A DHISTORY4411 20090815 Reimplementing the M88K br, or_imm, or.u_imm, cmp, cmp_imm,
4412 and_imm, and.u_imm, mask_imm, mask.u_imm, mak, mak_imm,
4413 mulu_imm, xor_imm, and xor.u_imm instructions.