/dports/net-im/tg_owt/tg_owt-d578c76/src/third_party/openh264/src/codec/processing/src/arm64/ |
H A D | vaa_calc_aarch64_neon.S | 187 umull2 v30.8h, v0.16b, v0.16b 200 umull2 v30.8h, v3.16b, v3.16b 206 umull2 v30.8h, v0.16b, v0.16b 227 umull2 v30.8h, v0.16b, v0.16b 240 umull2 v30.8h, v3.16b, v3.16b 246 umull2 v30.8h, v0.16b, v0.16b 339 umull2 v30.8h, v0.16b, v0.16b 349 umull2 v30.8h, v3.16b, v3.16b 355 umull2 v30.8h, v0.16b, v0.16b 374 umull2 v30.8h, v0.16b, v0.16b [all …]
|
H A D | adaptive_quantization_aarch64_neon.S | 42 umull2 v4.8h, v2.16b, v2.16b 50 umull2 v5.8h, v0.16b, v0.16b 64 umull2 v7.8h, v6.16b, v6.16b 73 umull2 v7.8h, v0.16b, v0.16b
|
/dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/third_party/openh264/src/codec/processing/src/arm64/ |
H A D | vaa_calc_aarch64_neon.S | 187 umull2 v30.8h, v0.16b, v0.16b 200 umull2 v30.8h, v3.16b, v3.16b 206 umull2 v30.8h, v0.16b, v0.16b 227 umull2 v30.8h, v0.16b, v0.16b 240 umull2 v30.8h, v3.16b, v3.16b 246 umull2 v30.8h, v0.16b, v0.16b 339 umull2 v30.8h, v0.16b, v0.16b 349 umull2 v30.8h, v3.16b, v3.16b 355 umull2 v30.8h, v0.16b, v0.16b 374 umull2 v30.8h, v0.16b, v0.16b [all …]
|
H A D | adaptive_quantization_aarch64_neon.S | 42 umull2 v4.8h, v2.16b, v2.16b 50 umull2 v5.8h, v0.16b, v0.16b 64 umull2 v7.8h, v6.16b, v6.16b 73 umull2 v7.8h, v0.16b, v0.16b
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/openh264/src/codec/processing/src/arm64/ |
H A D | vaa_calc_aarch64_neon.S | 187 umull2 v30.8h, v0.16b, v0.16b 200 umull2 v30.8h, v3.16b, v3.16b 206 umull2 v30.8h, v0.16b, v0.16b 227 umull2 v30.8h, v0.16b, v0.16b 240 umull2 v30.8h, v3.16b, v3.16b 246 umull2 v30.8h, v0.16b, v0.16b 339 umull2 v30.8h, v0.16b, v0.16b 349 umull2 v30.8h, v3.16b, v3.16b 355 umull2 v30.8h, v0.16b, v0.16b 374 umull2 v30.8h, v0.16b, v0.16b [all …]
|
H A D | adaptive_quantization_aarch64_neon.S | 42 umull2 v4.8h, v2.16b, v2.16b 50 umull2 v5.8h, v0.16b, v0.16b 64 umull2 v7.8h, v6.16b, v6.16b 73 umull2 v7.8h, v0.16b, v0.16b
|
/dports/multimedia/openh264/openh264-2.1.1/codec/processing/src/arm64/ |
H A D | vaa_calc_aarch64_neon.S | 187 umull2 v30.8h, v0.16b, v0.16b 200 umull2 v30.8h, v3.16b, v3.16b 206 umull2 v30.8h, v0.16b, v0.16b 227 umull2 v30.8h, v0.16b, v0.16b 240 umull2 v30.8h, v3.16b, v3.16b 246 umull2 v30.8h, v0.16b, v0.16b 339 umull2 v30.8h, v0.16b, v0.16b 349 umull2 v30.8h, v3.16b, v3.16b 355 umull2 v30.8h, v0.16b, v0.16b 374 umull2 v30.8h, v0.16b, v0.16b [all …]
|
H A D | adaptive_quantization_aarch64_neon.S | 42 umull2 v4.8h, v2.16b, v2.16b 50 umull2 v5.8h, v0.16b, v0.16b 64 umull2 v7.8h, v6.16b, v6.16b 73 umull2 v7.8h, v0.16b, v0.16b
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AArch64/GlobalISel/ |
H A D | combine-udiv.ll | 11 ; SDAG-NEXT: umull2 v2.4s, v0.8h, v1.8h 26 ; GISEL-NEXT: umull2 v2.4s, v0.8h, v1.8h 50 ; SDAG-NEXT: umull2 v3.4s, v1.8h, v2.8h 56 ; SDAG-NEXT: umull2 v3.4s, v0.8h, v2.8h 77 ; GISEL-NEXT: umull2 v3.4s, v1.8h, v2.8h 83 ; GISEL-NEXT: umull2 v4.4s, v2.8h, v3.8h 108 ; SDAG-NEXT: umull2 v2.4s, v0.8h, v1.8h 130 ; GISEL-NEXT: umull2 v5.4s, v1.8h, v2.8h 149 ; SDAG-NEXT: umull2 v2.4s, v0.8h, v1.8h 242 ; SDAG-NEXT: umull2 v2.4s, v0.8h, v1.8h [all …]
|
/dports/devel/llvm90/llvm-9.0.1.src/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 19 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 48 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 72 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 102 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 130 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 161 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 189 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 219 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 248 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 278 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
/dports/devel/llvm80/llvm-8.0.1.src/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 14 ; CHECK-NEXT: umull2 v3.2d, v0.4s, v1.4s 18 ; CHECK-NEXT: umull2 v4.2d, v3.4s, v2.4s 50 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 76 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 104 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 132 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v2.4s 157 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 191 ; CHECK-NEXT: umull2 v3.2d, v0.4s, v2.4s 227 ; CHECK-NEXT: umull2 v3.2d, v0.4s, v1.4s
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 143 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 171 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 200 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 229 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 259 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 311 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 344 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 144 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 172 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 202 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 231 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 261 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 313 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 346 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 144 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 172 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 202 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 231 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 261 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 313 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 346 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 143 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 171 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 200 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 229 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 259 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 311 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 344 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 144 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 172 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 202 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 231 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 261 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 313 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 346 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 144 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 172 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 202 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 231 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 261 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 313 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 346 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AArch64/ |
H A D | urem-seteq-vec-nonsplat.ll | 17 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 85 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 113 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 143 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 171 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 200 ; CHECK-NEXT: umull2 v4.2d, v0.4s, v1.4s 229 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 259 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 311 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s 344 ; CHECK-NEXT: umull2 v4.2d, v1.4s, v2.4s [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AArch64/ |
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AArch64/ |
H A D | arm64-neon-mul-div-cte.ll | 46 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].8h, v0.16b, [[DIVISOR]].16b 58 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].4s, v0.8h, [[DIVISOR]].8h 73 ; CHECK-NEXT: umull2 [[UMULL2:(v[0-9]+)]].2d, v0.4s, [[DIVISOR]].4s
|