Home
last modified time | relevance | path

Searched refs:v_min_u32_e32 (Results 1 – 25 of 126) sorted by relevance

123456

/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
42 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
65 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
95 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
96 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
132 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
134 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
136 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
172 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
177 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
H A Duint_to_fp.i64.ll65 ; GFX6-NEXT: v_min_u32_e32 v0, 32, v0
67 ; GFX6-NEXT: v_min_u32_e32 v3, 1, v3
88 ; GFX8-NEXT: v_min_u32_e32 v3, 32, v3
91 ; GFX8-NEXT: v_min_u32_e32 v1, 1, v1
166 ; GFX6-NEXT: v_min_u32_e32 v0, 32, v0
168 ; GFX6-NEXT: v_min_u32_e32 v3, 1, v3
191 ; GFX8-NEXT: v_min_u32_e32 v0, 1, v0
299 ; GFX6-NEXT: v_min_u32_e32 v3, 1, v3
300 ; GFX6-NEXT: v_min_u32_e32 v0, 1, v0
301 ; GFX6-NEXT: v_min_u32_e32 v7, 1, v7
[all …]
H A Dsint_to_fp.i64.ll77 ; GFX6-NEXT: v_min_u32_e32 v0, v5, v0
79 ; GFX6-NEXT: v_min_u32_e32 v3, 1, v3
104 ; GFX8-NEXT: v_min_u32_e32 v3, v4, v3
107 ; GFX8-NEXT: v_min_u32_e32 v1, 1, v1
194 ; GFX6-NEXT: v_min_u32_e32 v0, v5, v0
196 ; GFX6-NEXT: v_min_u32_e32 v3, 1, v3
223 ; GFX8-NEXT: v_min_u32_e32 v0, 1, v0
363 ; GFX6-NEXT: v_min_u32_e32 v3, 1, v3
364 ; GFX6-NEXT: v_min_u32_e32 v0, 1, v0
365 ; GFX6-NEXT: v_min_u32_e32 v7, 1, v7
[all …]
H A Dctlz.ll106 ; SI-NEXT: v_min_u32_e32 v0, 32, v0
125 ; VI-NEXT: v_min_u32_e32 v0, 32, v0
200 ; SI-NEXT: v_min_u32_e32 v1, 32, v1
201 ; SI-NEXT: v_min_u32_e32 v0, 32, v0
221 ; VI-NEXT: v_min_u32_e32 v1, 32, v1
222 ; VI-NEXT: v_min_u32_e32 v0, 32, v0
306 ; SI-NEXT: v_min_u32_e32 v3, 32, v3
307 ; SI-NEXT: v_min_u32_e32 v2, 32, v2
308 ; SI-NEXT: v_min_u32_e32 v1, 32, v1
309 ; SI-NEXT: v_min_u32_e32 v0, 32, v0
[all …]
H A Dcttz.ll106 ; SI-NEXT: v_min_u32_e32 v0, 32, v0
125 ; VI-NEXT: v_min_u32_e32 v0, 32, v0
200 ; SI-NEXT: v_min_u32_e32 v1, 32, v1
201 ; SI-NEXT: v_min_u32_e32 v0, 32, v0
221 ; VI-NEXT: v_min_u32_e32 v1, 32, v1
222 ; VI-NEXT: v_min_u32_e32 v0, 32, v0
306 ; SI-NEXT: v_min_u32_e32 v3, 32, v3
307 ; SI-NEXT: v_min_u32_e32 v2, 32, v2
308 ; SI-NEXT: v_min_u32_e32 v1, 32, v1
309 ; SI-NEXT: v_min_u32_e32 v0, 32, v0
[all …]
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
42 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
65 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
95 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
96 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
132 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
134 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
135 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
172 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
177 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
42 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
65 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
95 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
96 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
132 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
134 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
135 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
172 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
177 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
42 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
65 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
95 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
96 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
132 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
134 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
135 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
172 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
177 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
42 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
65 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
95 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
96 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
132 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
134 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
135 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
172 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
177 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
46 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
69 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
99 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
100 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
136 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
138 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
139 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
176 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
181 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
46 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
69 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
99 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
100 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
136 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
138 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
139 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
176 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
181 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
46 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
69 ; GFX6-NEXT: v_min_u32_e32 v0, v0, v2
99 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
100 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
136 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
138 ; GFX6-NEXT: v_min_u32_e32 v3, s4, v2
139 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
176 ; GFX6-NEXT: v_min_u32_e32 v1, s4, v1
181 ; GFX6-NEXT: v_min_u32_e32 v0, s4, v0
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
H A Dusubsat.ll13 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
103 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
195 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
199 ; GFX6-NEXT: v_min_u32_e32 v2, v1, v2
372 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
376 ; GFX6-NEXT: v_min_u32_e32 v2, v1, v2
380 ; GFX6-NEXT: v_min_u32_e32 v3, v2, v3
385 ; GFX6-NEXT: v_min_u32_e32 v4, v3, v4
688 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
773 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
[all …]
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
H A Duaddsat.ll14 ; GFX6-NEXT: v_min_u32_e32 v1, v2, v1
103 ; GFX6-NEXT: v_min_u32_e32 v1, v2, v1
194 ; GFX6-NEXT: v_min_u32_e32 v1, v4, v1
199 ; GFX6-NEXT: v_min_u32_e32 v2, v3, v2
371 ; GFX6-NEXT: v_min_u32_e32 v1, v8, v1
376 ; GFX6-NEXT: v_min_u32_e32 v2, v5, v2
381 ; GFX6-NEXT: v_min_u32_e32 v3, v5, v3
387 ; GFX6-NEXT: v_min_u32_e32 v4, v5, v4
693 ; GFX6-NEXT: v_min_u32_e32 v1, v2, v1
777 ; GFX6-NEXT: v_min_u32_e32 v1, v2, v1
[all …]
H A Dusubsat.ll13 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
100 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
189 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
193 ; GFX6-NEXT: v_min_u32_e32 v2, v1, v2
362 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
366 ; GFX6-NEXT: v_min_u32_e32 v2, v1, v2
370 ; GFX6-NEXT: v_min_u32_e32 v3, v2, v3
375 ; GFX6-NEXT: v_min_u32_e32 v4, v3, v4
676 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
758 ; GFX6-NEXT: v_min_u32_e32 v1, v0, v1
[all …]
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dminmaxabs.ll18 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v1
58 ; CHECK-NEXT: v_min_u32_e32 v0, v0, v4
59 ; CHECK-NEXT: v_min_u32_e32 v1, v1, v5
60 ; CHECK-NEXT: v_min_u32_e32 v2, v2, v6
61 ; CHECK-NEXT: v_min_u32_e32 v3, v3, v7
/dports/devel/llvm80/llvm-8.0.1.src/test/CodeGen/AMDGPU/
H A Dmin.ll244 ; GCN: v_min_u32_e32
261 ; GCN: v_min_u32_e32
262 ; GCN: v_min_u32_e32
263 ; GCN: v_min_u32_e32
264 ; GCN-NOT: v_min_u32_e32
286 ; SI: v_min_u32_e32
287 ; SI: v_min_u32_e32
288 ; SI: v_min_u32_e32
289 ; SI-NOT: v_min_u32_e32
330 ; GCN: v_min_u32_e32
[all …]
/dports/devel/llvm70/llvm-7.0.1.src/test/CodeGen/AMDGPU/
H A Dmin.ll244 ; GCN: v_min_u32_e32
261 ; GCN: v_min_u32_e32
262 ; GCN: v_min_u32_e32
263 ; GCN: v_min_u32_e32
264 ; GCN-NOT: v_min_u32_e32
286 ; SI: v_min_u32_e32
287 ; SI: v_min_u32_e32
288 ; SI: v_min_u32_e32
289 ; SI-NOT: v_min_u32_e32
330 ; GCN: v_min_u32_e32
[all …]

123456