Home
last modified time | relevance | path

Searched +refs:verilog +refs:sig +refs:signed (Results 1 – 25 of 33) sorted by relevance

12

/dports/cad/p5-Verilog-Perl/Verilog-Perl-3.478/t/
H A D35_sigparser_ps.out280 verilog/parser_bugs.v:215: VAR 'port' 'novec2' 'module' '' 'reg signed' '' ''
281 verilog/parser_bugs.v:215: PORT 'novec2' 'module' 'output' 'reg signed' '' '5'
421 verilog/parser_bugs.v:401: VAR 'port' 'sig' 'sequence' '' '' '' ''
422 verilog/parser_bugs.v:401: PORT 'sig' 'sequence' 'input' '' '' '1'
431 verilog/parser_bugs.v:405: VAR 'port' 'sig' 'property' '' '' '' ''
432 verilog/parser_bugs.v:405: PORT 'sig' 'property' 'input' '' '' '2'
555 verilog/parser_bugs.v:516: VAR 'port' 'foo' 'module' '' 'signed' '' ''
556 verilog/parser_bugs.v:516: PORT 'foo' 'module' 'output' 'signed' '' '1'
653 verilog/pinorder.v:042: VAR 'port' 'noconnect' 'module' '' 'signed [3:0]' '' ''
741 verilog/parser_sv.v:062: VAR 'port' 'in2_signed' 'module' '' 'signed' '' ''
[all …]
H A D35_sigparser.out257 verilog/parser_bugs.v:215: VAR 'port' 'novec2' 'module' '' 'reg signed' '' ''
258 verilog/parser_bugs.v:215: PORT 'novec2' 'module' 'output' 'reg signed' '' '5'
397 verilog/parser_bugs.v:401: VAR 'port' 'sig' 'sequence' '' '' '' ''
398 verilog/parser_bugs.v:401: PORT 'sig' 'sequence' 'input' '' '' '1'
407 verilog/parser_bugs.v:405: VAR 'port' 'sig' 'property' '' '' '' ''
408 verilog/parser_bugs.v:405: PORT 'sig' 'property' 'input' '' '' '2'
527 verilog/parser_bugs.v:516: VAR 'port' 'foo' 'module' '' 'signed' '' ''
528 verilog/parser_bugs.v:516: PORT 'foo' 'module' 'output' 'signed' '' '1'
613 verilog/pinorder.v:042: VAR 'port' 'noconnect' 'module' '' 'signed [3:0]' '' ''
701 verilog/parser_sv.v:062: VAR 'port' 'in2_signed' 'module' '' 'signed' '' ''
[all …]
/dports/cad/verilog-mode.el/verilog-mode.el-801_12/
H A Dverilog-mode.el829 (cons 'verilog (mapcar 'cdr verilog-error-regexp-emacs-alist))
1799 (not (member compilation-error-regexp-systems-list 'verilog)))
1800 (push 'verilog compilation-error-regexp-systems-list)))
1802 (if (not (assoc 'verilog compilation-error-regexp-alist-alist))
7441 (list name bits comment mem enum signed type multidim modport))
7945 (setq vec nil enum nil rvalue nil signed nil
7964 (t (setq vec nil enum nil rvalue nil signed nil
7968 (setq vec nil enum nil rvalue nil signed nil
7973 (setq vec nil enum nil rvalue nil signed nil
7977 (setq signed keywd))
[all …]
/dports/editors/emacs/emacs-27.2/lisp/progmodes/
H A Dverilog-mode.el920 (cons 'verilog (mapcar 'cdr verilog-error-regexp-emacs-alist))
2036 (not (member compilation-error-regexp-systems-list 'verilog)))
2037 (push 'verilog compilation-error-regexp-systems-list)))
2039 (if (not (assoc 'verilog compilation-error-regexp-alist-alist))
8470 signed typedefed multidim
8585 (setq vec nil enum nil rvalue nil signed nil
8604 (t (setq vec nil enum nil rvalue nil signed nil
8608 (setq vec nil enum nil rvalue nil signed nil
8612 (setq vec nil enum nil rvalue nil signed nil
8616 (setq signed keywd))
[all …]
/dports/editors/emacs-devel/emacs-4d1968b/lisp/progmodes/
H A Dverilog-mode.el940 (cons 'verilog (mapcar #'cdr verilog-error-regexp-emacs-alist))
2082 (not (member 'verilog compilation-error-regexp-systems-list)))
2083 (push 'verilog compilation-error-regexp-systems-list)))
2085 (if (not (assoc 'verilog compilation-error-regexp-alist-alist))
8675 signed typedefed multidim
8790 (setq vec nil enum nil rvalue nil signed nil
8809 (t (setq vec nil enum nil rvalue nil signed nil
8813 (setq vec nil enum nil rvalue nil signed nil
8817 (setq vec nil enum nil rvalue nil signed nil
8821 (setq signed keywd))
[all …]
/dports/editors/emacs-devel/emacs-4d1968b/lisp/
H A DChangeLog.154384 (verilog-read-decls, verilog-read-sub-decls-sig): Fix AUTOWIRE and
5173 (verilog-read-sub-decls-line, verilog-read-sub-decls-sig): Support
5186 (verilog-read-sub-decls-in-interfaced, verilog-read-sub-decls-sig)
15250 * progmodes/verilog-mode.el (verilog-at-struct-p): Support "signed" and
15728 math-format-complement-signed.
15729 (calc-radix): Rename `calc-complement-signed-mode' to
15963 (calc-complement-signed-mode): New variables.
15981 signed numbers.
22522 (verilog-read-sub-decls, verilog-read-sub-decls-sig)
22523 (verilog-sig-modport, verilog-signals-combine-bus)
[all …]
H A DChangeLog.147570 (verilog-auto, verilog-auto-inst, verilog-faq)
7859 * json.el (json-read-number): New arg. Handle explicitly signed
11564 utf-8-sig.
11573 * international/mule-conf.el (utf-8-sig, utf-8-auto):
12653 (verilog-auto, verilog-auto-arg, verilog-auto-ascii-enum)
12681 (verilog-read-sub-decls-sig, verilog-subdecls-get-inouts)
16717 (verilog-auto-input, verilog-auto-inout, verilog-auto)
18656 (epg-context-signers, epg-context-sig-notations, epg-context-set-armor)
18657 (epg-context-set-signers, epg-context-set-sig-notations)
19914 (verilog-read-sub-decls-sig, verilog-read-sub-decls-line)
[all …]
H A DChangeLog.176288 (epg-context-set-sig-notations, epg-context-set-process)
6297 (epg-signature-notations): Rename from epg-sig-notations.
6333 (epg-make-sig-notation, epg-sig-notation-name)
6334 (epg-sig-notation-value, epg-sig-notation-human-readable)
6335 (epg-sig-notation-critical): Define using cl-defstruct.
6336 (epg-sig-notation-set-value): Remove. Use setf instead.
17554 (verilog-sig-tieoff, verilog-typedef-name-p, verilog-auto-inst)
18205 (package-desc): Add `signed' field.
18206 (package-load-descriptor): Set `signed' field if .signed file exists.
18211 (package-delete): Remove .signed file.
[all …]
/dports/editors/emacs/emacs-27.2/lisp/
H A DChangeLog.154384 (verilog-read-decls, verilog-read-sub-decls-sig): Fix AUTOWIRE and
5173 (verilog-read-sub-decls-line, verilog-read-sub-decls-sig): Support
5186 (verilog-read-sub-decls-in-interfaced, verilog-read-sub-decls-sig)
15250 * progmodes/verilog-mode.el (verilog-at-struct-p): Support "signed" and
15728 math-format-complement-signed.
15729 (calc-radix): Rename `calc-complement-signed-mode' to
15963 (calc-complement-signed-mode): New variables.
15981 signed numbers.
22522 (verilog-read-sub-decls, verilog-read-sub-decls-sig)
22523 (verilog-sig-modport, verilog-signals-combine-bus)
[all …]
H A DChangeLog.147570 (verilog-auto, verilog-auto-inst, verilog-faq)
7859 * json.el (json-read-number): New arg. Handle explicitly signed
11564 utf-8-sig.
11573 * international/mule-conf.el (utf-8-sig, utf-8-auto):
12653 (verilog-auto, verilog-auto-arg, verilog-auto-ascii-enum)
12681 (verilog-read-sub-decls-sig, verilog-subdecls-get-inouts)
16717 (verilog-auto-input, verilog-auto-inout, verilog-auto)
18656 (epg-context-signers, epg-context-sig-notations, epg-context-set-armor)
18657 (epg-context-set-signers, epg-context-set-sig-notations)
19914 (verilog-read-sub-decls-sig, verilog-read-sub-decls-line)
[all …]
H A DChangeLog.176288 (epg-context-set-sig-notations, epg-context-set-process)
6297 (epg-signature-notations): Rename from epg-sig-notations.
6333 (epg-make-sig-notation, epg-sig-notation-name)
6334 (epg-sig-notation-value, epg-sig-notation-human-readable)
6335 (epg-sig-notation-critical): Define using cl-defstruct.
6336 (epg-sig-notation-set-value): Remove. Use setf instead.
17554 (verilog-sig-tieoff, verilog-typedef-name-p, verilog-auto-inst)
18205 (package-desc): Add `signed' field.
18206 (package-load-descriptor): Set `signed' field if .signed file exists.
18211 (package-delete): Remove .signed file.
[all …]
/dports/x11-toolkits/scintilla/scite/src/
H A DEmbedded.properties1657 rec sig struct then to true \
1667 sharing signature sig structure struct then true type use \
2390 short signed sizeof static static_assert static_cast struct switch \
2456 signed sizeof static string_t struct switch this typedef union unsigned \
2528 shape short signed size_is small source strict_context_handle \
9387 filter.verilog=Verilog (verilog)|$(file.patterns.verilog)|
9389 *filter.verilog=$(filter.verilog)
9391 lexer.$(file.patterns.verilog)=verilog
9515 sequence shortint shortreal showcancelled signed small solve specify specparam \
9551 $signed $sin $sinh $size $skew $sqrt $sreadmemb $sreadmemh $sscanf $stable \
[all …]
/dports/editors/scite/scite/src/
H A DEmbedded.properties1657 rec sig struct then to true \
1667 sharing signature sig structure struct then true type use \
2390 short signed sizeof static static_assert static_cast struct switch \
2456 signed sizeof static string_t struct switch this typedef union unsigned \
2528 shape short signed size_is small source strict_context_handle \
9387 filter.verilog=Verilog (verilog)|$(file.patterns.verilog)|
9389 *filter.verilog=$(filter.verilog)
9391 lexer.$(file.patterns.verilog)=verilog
9515 sequence shortint shortreal showcancelled signed small solve specify specparam \
9551 $signed $sin $sinh $size $skew $sqrt $sreadmemb $sreadmemh $sscanf $stable \
[all …]
/dports/cad/verilator/verilator-4.216/docs/guide/
H A Dwarnings.rst674 `https://www.veripool.org/verilog-mode
675 <https://www.veripool.org/verilog-mode>`_
1158 shortreal sig; //<--- Warning
1168 real sig; //<--- Repaired
1264 task foo(inout sig); ... endtask
1274 task foo(inout sig); ... endtask
1497 it is signed, for example "X < 0" will always be false when X is
/dports/editors/emacs-devel/emacs-4d1968b/
H A DChangeLog.337521 (verilog-auto-reset, verilog-sig-tieoff):
56481 * test/lisp/emacs-lisp/package-resources/signed/signed-good-1.0.el.sig:
56482 * test/lisp/emacs-lisp/package-resources/signed/archive-contents.sig:
132359 Rename sig-re to sig-chars, to make it clear that it isn't a regexp.
142253 (verilog-imenu-generic-expression): Fix speedbar for signed functions,
199761 363 signal (sig, SIG_DFL);
212661 (verilog-read-sub-decls-line, verilog-read-sub-decls-sig)
212670 (verilog-sig-multidim-string): Fix AUTOINST ordering of dimensions
232771 * test/automated/data/package/signed/archive-contents.sig:
232773 * test/automated/data/package/signed/signed-bad-1.0.el.sig:
[all …]
/dports/editors/emacs/emacs-27.2/
H A DChangeLog.324098 Prefer signed when testing for signed overflow
43778 Rename sig-re to sig-chars, to make it clear that it isn't a regexp.
53673 (verilog-imenu-generic-expression): Fix speedbar for signed functions,
111181 363 signal (sig, SIG_DFL);
124081 (verilog-read-sub-decls-line, verilog-read-sub-decls-sig)
124090 (verilog-sig-multidim-string): Fix AUTOINST ordering of dimensions
144193 * test/automated/data/package/signed/archive-contents.sig:
144194 * test/automated/data/package/signed/signed-bad-1.0.el:
144195 * test/automated/data/package/signed/signed-bad-1.0.el.sig:
144196 * test/automated/data/package/signed/signed-good-1.0.el:
[all …]
H A DMANIFEST4249 lisp/progmodes/verilog-mode.el
4250 lisp/progmodes/verilog-mode.elc
5398 test/lisp/emacs-lisp/package-resources/signed/archive-contents
5399 test/lisp/emacs-lisp/package-resources/signed/archive-contents.sig
5400 test/lisp/emacs-lisp/package-resources/signed/signed-bad-1.0.el
5401 test/lisp/emacs-lisp/package-resources/signed/signed-bad-1.0.el.sig
5402 test/lisp/emacs-lisp/package-resources/signed/signed-good-1.0.el
5403 test/lisp/emacs-lisp/package-resources/signed/signed-good-1.0.el.sig
/dports/mail/p5-MIME-Types/MIME-Types-2.22/lib/MIME/
H A Dtypes.db1661 sig;application/pgp-signature
1958 v;text/x-verilog
2968 vnd.3gpp.mcptt-signed+xml;;
3443 pgp-signature;asc,sig,pgp,gpg;base64
4809 signed;;
4949 x-verilog;v;
/dports/devel/binutils/binutils-2.37/binutils/po/
H A Dsv.po1852 msgstr "Kodat värde sträcker sig utanför slutet av sektionen\n"
1865 #. FUNC chooses whether the value read is unsigned or signed, and may
2837 msgstr "Radbasen sträcker sig utanför slutet på sektionen\n"
3008 msgstr "op-kodbas på %d sträcker sig bortom slutet på sektionen\n"
4012 msgstr "Adresstabellen sträcker sig bortom slutet på sektionen.\n"
5121 " --verilog-data-width <number> Specifies data width, in bytes, for verilog output\n"
5245 " --verilog-data-width <antal> Anger databredd, i byte, för verilog-utdata\n"
5843 msgid "verilog data width must be at least 1 byte"
5844 msgstr "verilog-databredd måste vara åtminstone 1 byte"
7435 msgstr "Läsning av %s byte sträcker sig utanför slutet av filen för %s\n"
[all …]
/dports/devel/arm-elf-binutils/binutils-2.37/binutils/po/
H A Dsv.po1852 msgstr "Kodat värde sträcker sig utanför slutet av sektionen\n"
1865 #. FUNC chooses whether the value read is unsigned or signed, and may
2837 msgstr "Radbasen sträcker sig utanför slutet på sektionen\n"
3008 msgstr "op-kodbas på %d sträcker sig bortom slutet på sektionen\n"
4012 msgstr "Adresstabellen sträcker sig bortom slutet på sektionen.\n"
5121 " --verilog-data-width <number> Specifies data width, in bytes, for verilog output\n"
5245 " --verilog-data-width <antal> Anger databredd, i byte, för verilog-utdata\n"
5843 msgid "verilog data width must be at least 1 byte"
5844 msgstr "verilog-databredd måste vara åtminstone 1 byte"
7435 msgstr "Läsning av %s byte sträcker sig utanför slutet av filen för %s\n"
[all …]
/dports/devel/gnulibiberty/binutils-2.37/binutils/po/
H A Dsv.po1852 msgstr "Kodat värde sträcker sig utanför slutet av sektionen\n"
1865 #. FUNC chooses whether the value read is unsigned or signed, and may
2837 msgstr "Radbasen sträcker sig utanför slutet på sektionen\n"
3008 msgstr "op-kodbas på %d sträcker sig bortom slutet på sektionen\n"
4012 msgstr "Adresstabellen sträcker sig bortom slutet på sektionen.\n"
5121 " --verilog-data-width <number> Specifies data width, in bytes, for verilog output\n"
5245 " --verilog-data-width <antal> Anger databredd, i byte, för verilog-utdata\n"
5843 msgid "verilog data width must be at least 1 byte"
5844 msgstr "verilog-databredd måste vara åtminstone 1 byte"
7435 msgstr "Läsning av %s byte sträcker sig utanför slutet av filen för %s\n"
[all …]
/dports/textproc/p5-Hailo/Hailo-0.75/t/lib/Hailo/Test/
H A DTimToady.trn908 I guess there's a return sig anyway
3767 you can't use T retroactively in a sig
6342 an exported method sig should get rewritten to a function sig
7017 rakudo: &amp;push.sig
7019 pugs: &amp;push.sig
8180 actually, probably no sig
8894 takes a little more work to get a rakudo commit bit, 'cause they require a signed agreement
9381 I only mean the declared type in the sig
9818 mberends: yes, verilog better watch out :)
10428 the choice depends on the map's block's sig
[all …]
/dports/devel/gdb/gdb-11.1/gdb/po/
H A Dgdb.pot3263 #: break-catch-sig.c:196
3268 #: break-catch-sig.c:264
3273 #: break-catch-sig.c:266
3278 #: break-catch-sig.c:277
3283 #: break-catch-sig.c:279
3288 #: break-catch-sig.c:357
3292 #: break-catch-sig.c:373
3297 #: break-catch-sig.c:434
7169 "to the specified FILE in verilog hex format."
11668 msgid "read_address: bad switch, signed [in module %s]"
[all …]
/dports/devel/gdb/gdb-11.1/gdb/testsuite/
H A DChangeLog3176 * gdb.dwarf2/dw4-sig-types.exp: Same.
3186 * gdb.dwarf2/missing-sig-type.exp: Same.
4468 * gdb.dwarf2/struct-with-sig.exp: Same.
7681 as signed.
10420 signed-ness conversion tests.
14566 * gdb.dwarf2/dw4-sig-types.exp
14582 * gdb.dwarf2/missing-sig-type.exp
15745 * gdb.base/dump.exp: Identify verilog format dump tests as such.
20065 * gdb.dwarf2/dw4-sig-types.exp: Update.
20264 * gdb.base/dump.exp: Add *.verilog files to all_files list. Add
[all …]
/dports/devel/gdb/gdb-11.1/gdb/
H A DChangeLog-2015765 * break-catch-sig.c (signal_catchpoint_print_one): Add cast.
2867 * break-catch-sig.c (signal_catchpoint_insert_location): Likewise.
9802 * top.c (history_size_setshow_var): Change type to signed.
10341 (_initialize_cli_dump): Add new commands to support verilog dump
10343 * NEWS: Add entry for "dump verilog".
14446 offset signed.

12