/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, 54 &vtpreg[nr]->vtp0ctrlreg); 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), 56 &vtpreg[nr]->vtp0ctrlreg); 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, 58 &vtpreg[nr]->vtp0ctrlreg); 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) !=
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, 54 &vtpreg[nr]->vtp0ctrlreg); 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), 56 &vtpreg[nr]->vtp0ctrlreg); 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, 58 &vtpreg[nr]->vtp0ctrlreg); 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) !=
|
/dports/sysutils/u-boot-pine64/u-boot-2021.07/arch/arm/mach-omap2/am33xx/ |
H A D | emif4.c | 53 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_ENABLE, in config_vtp() 54 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 55 writel(readl(&vtpreg[nr]->vtp0ctrlreg) & (~VTP_CTRL_START_EN), in config_vtp() 56 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 57 writel(readl(&vtpreg[nr]->vtp0ctrlreg) | VTP_CTRL_START_EN, in config_vtp() 58 &vtpreg[nr]->vtp0ctrlreg); in config_vtp() 61 while ((readl(&vtpreg[nr]->vtp0ctrlreg) & VTP_CTRL_READY) != in config_vtp()
|