Home
last modified time | relevance | path

Searched refs:DP_RECEIVER_CAP_SIZE (Results 1 – 9 of 9) sorted by relevance

/dragonfly/sys/dev/drm/include/drm/
H A Ddrm_dp_helper.h895 #define DP_RECEIVER_CAP_SIZE 0xf macro
899 void drm_dp_link_train_clock_recovery_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]);
900 void drm_dp_link_train_channel_eq_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]);
947 drm_dp_max_link_rate(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) in drm_dp_max_link_rate() argument
953 drm_dp_max_lane_count(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) in drm_dp_max_lane_count() argument
959 drm_dp_enhanced_frame_cap(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) in drm_dp_enhanced_frame_cap() argument
966 drm_dp_tps3_supported(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) in drm_dp_tps3_supported() argument
973 drm_dp_is_branch(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) in drm_dp_is_branch() argument
1112 int drm_dp_downstream_max_clock(const u8 dpcd[DP_RECEIVER_CAP_SIZE],
1114 int drm_dp_downstream_max_bpc(const u8 dpcd[DP_RECEIVER_CAP_SIZE],
[all …]
H A Ddrm_dp_mst_helper.h490 u8 dpcd[DP_RECEIVER_CAP_SIZE];
/dragonfly/sys/dev/drm/
H A Ddrm_dp_helper.c121 void drm_dp_link_train_clock_recovery_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) { in drm_dp_link_train_clock_recovery_delay() argument
129 void drm_dp_link_train_channel_eq_delay(const u8 dpcd[DP_RECEIVER_CAP_SIZE]) { in drm_dp_link_train_channel_eq_delay() argument
456 int drm_dp_downstream_max_clock(const u8 dpcd[DP_RECEIVER_CAP_SIZE], in drm_dp_downstream_max_clock() argument
487 int drm_dp_downstream_max_bpc(const u8 dpcd[DP_RECEIVER_CAP_SIZE], in drm_dp_downstream_max_bpc() argument
543 const u8 dpcd[DP_RECEIVER_CAP_SIZE], in drm_dp_downstream_debug() argument
H A Ddrm_dp_mst_topology.c2117 ret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, mgr->dpcd, DP_RECEIVER_CAP_SIZE); in drm_dp_mst_topology_mgr_set_mst()
2118 if (ret != DP_RECEIVER_CAP_SIZE) { in drm_dp_mst_topology_mgr_set_mst()
2218 sret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, mgr->dpcd, DP_RECEIVER_CAP_SIZE); in drm_dp_mst_topology_mgr_resume()
2219 if (sret != DP_RECEIVER_CAP_SIZE) { in drm_dp_mst_topology_mgr_resume()
3016 ret = drm_dp_dpcd_read(mgr->aux, DP_DPCD_REV, buf, DP_RECEIVER_CAP_SIZE); in drm_dp_mst_dump_topology()
3017 seq_printf(m, "dpcd: %*ph\n", DP_RECEIVER_CAP_SIZE, buf); in drm_dp_mst_dump_topology()
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Datombios_dp.c41 #define DP_DPCD_SIZE DP_RECEIVER_CAP_SIZE
485 u8 dpcd[DP_RECEIVER_CAP_SIZE];
745 memcpy(dp_info.dpcd, dig_connector->dpcd, DP_RECEIVER_CAP_SIZE); in amdgpu_atombios_dp_link_train()
H A Damdgpu_mode.h483 u8 dpcd[DP_RECEIVER_CAP_SIZE];
/dragonfly/sys/dev/drm/radeon/
H A Datombios_dp.c37 #define DP_DPCD_SIZE DP_RECEIVER_CAP_SIZE
547 u8 dpcd[DP_RECEIVER_CAP_SIZE];
844 memcpy(dp_info.dpcd, dig_connector->dpcd, DP_RECEIVER_CAP_SIZE); in radeon_dp_link_train()
H A Dradeon_mode.h491 u8 dpcd[DP_RECEIVER_CAP_SIZE];
/dragonfly/sys/dev/drm/i915/
H A Dintel_drv.h964 uint8_t dpcd[DP_RECEIVER_CAP_SIZE];