Home
last modified time | relevance | path

Searched refs:PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h6348 #define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK 0x00000007L macro
H A Dbif_4_1_sh_mask.h7575 #define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK 0x7 macro
H A Dbif_5_0_sh_mask.h8165 #define PB1_TX_LANE2_SCI_STAT_OVRD_REG0__TXPWR_2_MASK 0x7 macro