Home
last modified time | relevance | path

Searched refs:PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h6573 #define PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9__SHIFT 0x00000003 macro
H A Dbif_4_1_sh_mask.h7810 #define PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9__SHIFT 0x3 macro
H A Dbif_5_0_sh_mask.h8386 #define PB1_TX_LANE9_CTRL_REG0__TX_DBG_PRBS_EN_9__SHIFT 0x3 macro