Home
last modified time | relevance | path

Searched refs:data3 (Results 1 – 12 of 12) sorted by relevance

/dragonfly/sys/libprop/
H A Dprop_stack.c44 void *data2, void *data3) in _prop_stack_push() argument
58 eelem->object_data[2] = data3; in _prop_stack_push()
72 ielem->object_data[2] = data3; in _prop_stack_push()
81 void **data2, void **data3) in _prop_stack_pop() argument
99 if (data3) in _prop_stack_pop()
100 *data3 = eelem->object_data[2]; in _prop_stack_pop()
114 if (data3) in _prop_stack_pop()
115 *data3 = ielem->object_data[2]; in _prop_stack_pop()
/dragonfly/crypto/openssh/
H A Dhmac.c184 u_char data3[50]; in main() local
189 memset(data3, 0xdd, sizeof(data3)); in main()
193 hmac_test(key3, sizeof(key3), data3, sizeof(data3), dig3, sizeof(dig3)); in main()
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_vf_error.c54 u32 data1, data2, data3; in amdgpu_vf_error_trans_all() local
80 data3 = (adev->virt.vf_errors.data[index] >> 32) & 0xFFFFFFFF; in amdgpu_vf_error_trans_all()
82 adev->virt.ops->trans_msg(adev, IDH_LOG_VF_ERROR, data1, data2, data3); in amdgpu_vf_error_trans_all()
H A Duvd_v5_0.c613 uint32_t data1, data3, suvd_flags; in uvd_v5_0_enable_clock_gating() local
616 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v5_0_enable_clock_gating()
625 data3 |= (UVD_CGC_GATE__SYS_MASK | in uvd_v5_0_enable_clock_gating()
645 data3 |= UVD_CGC_GATE__VCPU_MASK; in uvd_v5_0_enable_clock_gating()
646 data3 &= ~UVD_CGC_GATE__REGS_MASK; in uvd_v5_0_enable_clock_gating()
649 data3 = 0; in uvd_v5_0_enable_clock_gating()
654 WREG32(mmUVD_CGC_GATE, data3); in uvd_v5_0_enable_clock_gating()
H A Dmxgpu_ai.c117 enum idh_request req, u32 data1, u32 data2, u32 data3) { in xgpu_ai_mailbox_trans_msg() argument
148 data3); in xgpu_ai_mailbox_trans_msg()
H A Duvd_v6_0.c1265 uint32_t data1, data3; in uvd_v6_0_enable_clock_gating() local
1268 data3 = RREG32(mmUVD_CGC_GATE); in uvd_v6_0_enable_clock_gating()
1285 data3 |= (UVD_CGC_GATE__SYS_MASK | in uvd_v6_0_enable_clock_gating()
1307 data3 |= UVD_CGC_GATE__VCPU_MASK; in uvd_v6_0_enable_clock_gating()
1309 data3 &= ~UVD_CGC_GATE__REGS_MASK; in uvd_v6_0_enable_clock_gating()
1311 data3 = 0; in uvd_v6_0_enable_clock_gating()
1315 WREG32(mmUVD_CGC_GATE, data3); in uvd_v6_0_enable_clock_gating()
H A Damdgpu_virt.h59 void (*trans_msg)(struct amdgpu_device *adev, u32 req, u32 data1, u32 data2, u32 data3);
/dragonfly/contrib/wpa_supplicant/src/eap_common/
H A Deap_pax_common.c90 const u8 *data3, size_t data3_len, in eap_pax_mac() argument
106 addr[2] = data3; in eap_pax_mac()
109 count = (data1 ? 1 : 0) + (data2 ? 1 : 0) + (data3 ? 1 : 0); in eap_pax_mac()
H A Deap_pax_common.h87 const u8 *data3, size_t data3_len,
/dragonfly/contrib/file/src/
H A Dfuncs.c794 uint16_t data3; member
805 &g->data1, &g->data2, &g->data3, &g->data4[0], &g->data4[1], in file_parse_guid()
813 &g->data1, &g->data2, &g->data3, &data16[0], &data16[1], in file_parse_guid()
832 g->data1, g->data2, g->data3, g->data4[0], g->data4[1], in file_print_guid()
838 g->data1, g->data2, g->data3, g->data4[0], g->data4[1], in file_print_guid()
/dragonfly/sys/dev/netif/iwm/
H A Dif_iwm.c5136 uint32_t data3; /* error-specific data */ member
5190 uint32_t data3; /* error-specific data */ member
5273 device_printf(sc->sc_dev, "0x%08X | umac data3\n", table.data3); in iwm_nic_umac_error()
5333 device_printf(sc->sc_dev, "%08X | data3\n", table.data3); in iwm_nic_error()
/dragonfly/contrib/lvm2/dist/
H A Dconfigure8433 char *data, *data2, *data3;
8475 data3 = (char *) malloc (pagesize);
8476 if (!data3)
8478 if (read (fd, data3, pagesize) != pagesize)
8481 if (*(data + i) != *(data3 + i))