Searched refs:ds_ctl11 (Results 1 – 4 of 4) sorted by relevance
/dragonfly/sys/contrib/dev/ath/ath_hal/ar9300/ |
H A D | ar9300_xmit_ds.c | 107 ads->ds_ctl11 = 0; in ar9300_fill_tx_desc() 122 ads->ds_ctl11 = 0; in ar9300_fill_tx_desc() 173 ads->ds_ctl11 |= AR_clr_dest_mask; in ar9300_clear_dest_mask() 604 ads->ds_ctl11 = in ar9300_set_11n_tx_desc() 706 u_int32_t ds_ctl11; in ar9300_set_11n_rate_scenario() local 714 ds_ctl11 = ads->ds_ctl11; in ar9300_set_11n_rate_scenario() 721 ds_ctl11 |= AR_rts_enable; in ar9300_set_11n_rate_scenario() 727 ds_ctl11 = (ds_ctl11 & ~(AR_rts_enable | AR_cts_enable)); in ar9300_set_11n_rate_scenario() 744 ds_ctl11 &= ~AR_xmit_power0; in ar9300_set_11n_rate_scenario() 745 ds_ctl11 |= in ar9300_set_11n_rate_scenario() [all …]
|
H A D | ar9300desc.h | 69 u_int32_t ds_ctl11; /* DMA control 11 */ member
|
/dragonfly/sys/dev/netif/ath/ath_hal/ar5416/ |
H A D | ar5416_xmit.c | 388 ads->ds_ctl11 = SM(0, AR_AntCtl3) | SM(txPower, AR_XmitPower3); in ar5416SetupTxDesc() 421 ads->ds_ctl11 = SM(0, AR_AntCtl3) | SM(0, AR_XmitPower3); in ar5416SetupTxDesc() 646 ads->ds_ctl11 = SM(0, AR_AntCtl3) | SM(txPower, AR_XmitPower3); in ar5416SetupFirstTxDesc() 666 ads->ds_ctl11 = SM(0, AR_AntCtl3) | SM(0, AR_XmitPower3); in ar5416SetupFirstTxDesc() 962 ads->ds_ctl11 = SM(0, AR_AntCtl3) | SM(txPower, AR_XmitPower3); in ar5416Set11nRateScenario()
|
H A D | ar5416desc.h | 88 #define ds_ctl11 u.tx.ctl11 macro
|