| /dragonfly/sys/dev/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_dpp_cm.c | 150 gam_regs.masks.csc_c11 = dpp->tf_mask->CM_GAMUT_REMAP_C11; in program_gamut_remap()
152 gam_regs.masks.csc_c12 = dpp->tf_mask->CM_GAMUT_REMAP_C12; in program_gamut_remap()
245 gam_regs.masks.csc_c11 = dpp->tf_mask->CM_OCSC_C11; in dpp1_cm_program_color_matrix()
247 gam_regs.masks.csc_c12 = dpp->tf_mask->CM_OCSC_C12; in dpp1_cm_program_color_matrix()
301 reg->masks.field_region_end = dpp->tf_mask->CM_RGAM_RAMB_EXP_REGION_END_B; in dpp1_cm_get_reg_field()
305 reg->masks.field_region_end_base = dpp->tf_mask->CM_RGAM_RAMB_EXP_REGION_END_BASE_B; in dpp1_cm_get_reg_field()
309 reg->masks.exp_region_start = dpp->tf_mask->CM_RGAM_RAMB_EXP_REGION_START_B; in dpp1_cm_get_reg_field()
328 reg->masks.field_region_end = dpp->tf_mask->CM_DGAM_RAMB_EXP_REGION_END_B; in dpp1_cm_get_degamma_reg_field()
336 reg->masks.exp_region_start = dpp->tf_mask->CM_DGAM_RAMB_EXP_REGION_START_B; in dpp1_cm_get_degamma_reg_field()
499 gam_regs.masks.csc_c11 = dpp->tf_mask->CM_ICSC_C11; in dpp1_program_input_csc()
[all …]
|
| H A D | dcn10_cm_common.h | 55 struct xfer_func_mask masks; member
83 struct cm_color_matrix_mask masks; member
|
| /dragonfly/sys/dev/crypto/hifn/ |
| H A D | hifn7751reg.h | 437 volatile u_int16_t masks; member
459 volatile u_int16_t masks; member
491 volatile u_int16_t masks; member
519 volatile u_int16_t masks; member
|
| H A D | hifn7751.c | 1431 wc.masks = htole16(3 << 13); in hifn_writeramaddr()
1452 dma->cmdr[cmdi].l = htole32(16 | masks); in hifn_writeramaddr()
1453 dma->srcr[srci].l = htole32(8 | masks); in hifn_writeramaddr()
1454 dma->dstr[dsti].l = htole32(4 | masks); in hifn_writeramaddr()
1455 dma->resr[resi].l = htole32(4 | masks); in hifn_writeramaddr()
1492 rc.masks = htole16(2 << 13); in hifn_readramaddr()
1512 dma->cmdr[cmdi].l = htole32(8 | masks); in hifn_readramaddr()
1513 dma->srcr[srci].l = htole32(8 | masks); in hifn_readramaddr()
1514 dma->dstr[dsti].l = htole32(8 | masks); in hifn_readramaddr()
1618 mac_cmd->masks = htole16(cmd->mac_masks | in hifn_write_command()
[all …]
|
| /dragonfly/sys/dev/drm/amd/display/dc/dce/ |
| H A D | dce_hwseq.c | 38 hws->shifts->field_name, hws->masks->field_name
75 if (hws->masks->BLND_BLND_V_UPDATE_LOCK != 0) in dce_pipe_control_lock()
120 if (hws->masks->BLND_ALPHA_MODE != 0) { in dce_set_blender_mode()
|
| H A D | dce_audio.h | 121 const struct dce_aduio_mask *masks; member
129 const struct dce_aduio_mask *masks);
|
| H A D | dce_audio.c | 44 aud->shifts->field_name, aud->masks->field_name
940 const struct dce_aduio_mask *masks in dce_audio_create() argument
956 audio->masks = masks; in dce_audio_create()
|
| H A D | dce_mem_input.c | 37 dce_mi->shifts->field_name, dce_mi->masks->field_name
358 if (dce_mi->masks->GRPH_SW_MODE) { /* GFX9 */ in program_tiling()
372 if (dce_mi->masks->GRPH_ARRAY_MODE) { /* GFX8 */ in program_tiling()
783 dce_mi->masks = mi_mask; in dce_mem_input_construct()
|
| /dragonfly/usr.sbin/ppp/ |
| H A D | ncpaddr.c | 145 const u_char masks[] = { 0x00, 0x80, 0xc0, 0xe0, 0xf0, 0xf8, 0xfc, 0xfe }; in mask62bits() local
154 for (c = masks; c < masks + sizeof masks; c++) in mask62bits()
156 masklen += c - masks; in mask62bits()
525 const u_char masks[] = { 0x80, 0xc0, 0xe0, 0xf0, 0xf8, 0xfc, 0xfe, 0xff }; in ncprange_contains() local
544 if ((*addrp++ ^ *rangep++) & masks[bits > 7 ? 7 : bits - 1]) in ncprange_contains()
|
| /dragonfly/sys/dev/drm/amd/display/dc/gpio/dce110/ |
| H A D | hw_factory_dce110.c | 131 ddc->masks = &ddc_mask; in define_ddc_registers()
141 hpd->masks = &hpd_mask; in define_hpd_registers()
|
| /dragonfly/sys/dev/drm/amd/display/dc/gpio/dce80/ |
| H A D | hw_factory_dce80.c | 135 ddc->masks = &ddc_mask; in define_ddc_registers()
145 hpd->masks = &hpd_mask; in define_hpd_registers()
|
| /dragonfly/sys/dev/drm/amd/display/dc/gpio/dcn10/ |
| H A D | hw_factory_dcn10.c | 145 ddc->masks = &ddc_mask; in define_ddc_registers()
155 hpd->masks = &hpd_mask; in define_hpd_registers()
|
| /dragonfly/contrib/ncurses/include/ |
| H A D | curses.tail | 23 /* event masks */
81 /* macros to extract single event-bits from masks */
148 /* trace masks */
165 #define TRACE_SHIFT 13 /* number of bits in the trace masks */
|
| /dragonfly/sys/dev/drm/amd/display/dc/gpio/dce120/ |
| H A D | hw_factory_dce120.c | 150 ddc->masks = &ddc_mask; in define_ddc_registers()
160 hpd->masks = &hpd_mask; in define_hpd_registers()
|
| /dragonfly/contrib/gcc-8.0/gcc/ |
| H A D | tree-vect-loop-manip.c | 335 tree src = src_rgm->masks[i / 2]; in vect_maybe_permute_loop_masks()
336 tree dest = dest_rgm->masks[i]; in vect_maybe_permute_loop_masks()
363 tree masks[2]; in vect_maybe_permute_loop_masks() local
368 tree src = src_rgm->masks[i / 2]; in vect_maybe_permute_loop_masks()
369 tree dest = dest_rgm->masks[i]; in vect_maybe_permute_loop_masks()
371 src, src, masks[i & 1]); in vect_maybe_permute_loop_masks()
532 FOR_EACH_VEC_ELT_REVERSE (rgm->masks, i, mask) in vect_set_loop_masks_directly()
702 FOR_EACH_VEC_ELT (*masks, i, rgm) in vect_set_loop_condition_masked()
703 if (!rgm->masks.is_empty ()) in vect_set_loop_condition_masked()
711 rgroup_masks *half_rgm = &(*masks)[nmasks / 2 - 1]; in vect_set_loop_condition_masked()
[all …]
|
| H A D | tree-vect-loop.c | 1181 release_vec_loop_masks (vec_loop_masks *masks) in release_vec_loop_masks() argument
1185 FOR_EACH_VEC_ELT (*masks, i, rgm) in release_vec_loop_masks()
1186 rgm->masks.release (); in release_vec_loop_masks()
1187 masks->release (); in release_vec_loop_masks()
1254 release_vec_loop_masks (&masks); in ~_loop_vec_info()
8510 if (masks->length () < nvectors) in vect_record_loop_mask()
8511 masks->safe_grow_cleared (nvectors); in vect_record_loop_mask()
8512 rgroup_masks *rgm = &(*masks)[nvectors - 1]; in vect_record_loop_mask()
8541 if (rgm->masks.is_empty ()) in vect_get_loop_mask()
8549 rgm->masks[i] = mask; in vect_get_loop_mask()
[all …]
|
| /dragonfly/sys/dev/drm/amd/display/dc/gpio/ |
| H A D | hw_ddc.h | 35 const struct ddc_sh_mask *masks; member
|
| H A D | hw_hpd.h | 35 const struct hpd_sh_mask *masks; member
|
| H A D | hw_hpd.c | 37 hpd->shifts->field_name, hpd->masks->field_name
|
| H A D | hw_ddc.c | 38 ddc->shifts->field_name, ddc->masks->field_name
|
| /dragonfly/contrib/gcc-4.7/libcpp/ |
| H A D | charset.c | 172 static const uchar masks[6] = { 0x7F, 0x1F, 0x0F, 0x07, 0x03, 0x01 }; in one_utf8_to_cppchar() local
194 if ((c & ~masks[nbytes-1]) == patns[nbytes-1]) in one_utf8_to_cppchar()
202 c = (c & masks[nbytes-1]); in one_utf8_to_cppchar()
231 static const uchar masks[6] = { 0x00, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC }; in one_cppchar_to_utf8() local
249 *--p = (c | masks[nbytes-1]); in one_cppchar_to_utf8()
|
| /dragonfly/sys/dev/drm/amd/display/dc/dce120/ |
| H A D | dce120_hw_sequencer.c | 47 hws->shifts->field_name, hws->masks->field_name
|
| /dragonfly/sbin/ipfw/ |
| H A D | ipfw2.c | 1499 u_int32_t set_disable, masks[2]; in sets_handler() local
1542 masks[0] = (4 << 24) | (new_set << 16) | (rulenum); in sets_handler()
1544 masks, sizeof(u_int32_t)); in sets_handler()
1561 masks[0] = (cmd << 24) | (new_set << 16) | (rulenum); in sets_handler()
1563 masks, sizeof(u_int32_t)); in sets_handler()
1569 masks[0] = masks[1] = 0; in sets_handler()
1577 masks[which] |= (1<<i); in sets_handler()
1587 if ( (masks[0] & masks[1]) != 0 ) in sets_handler()
1591 i = setsockopt(s, IPPROTO_IP, IP_FW_DEL, masks, sizeof(masks)); in sets_handler()
|
| /dragonfly/sys/dev/video/bktr/ |
| H A D | ioctl_bt848.h | 200 u_long masks[3]; /* R,G,B or Y,U,V masks, respectively */ member
|
| /dragonfly/contrib/gcc-8.0/libcpp/ |
| H A D | charset.c | 171 static const uchar masks[6] = { 0x7F, 0x1F, 0x0F, 0x07, 0x03, 0x01 }; in one_utf8_to_cppchar() local
193 if ((c & ~masks[nbytes-1]) == patns[nbytes-1]) in one_utf8_to_cppchar()
201 c = (c & masks[nbytes-1]); in one_utf8_to_cppchar()
230 static const uchar masks[6] = { 0x00, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC }; in one_cppchar_to_utf8() local
248 *--p = (c | masks[nbytes-1]); in one_cppchar_to_utf8()
|