/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.h | 463 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1, 481 bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1,
|
H A D | X86InstrInfo.cpp | 8573 bool X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() argument 8576 if (!Load1->isMachineOpcode() || !Load2->isMachineOpcode()) in areLoadsFromSameBasePtr() 8670 if (!IsLoadOpcode(Load1->getMachineOpcode()) || in areLoadsFromSameBasePtr() 8676 return Load1->getOperand(I) == Load2->getOperand(I); in areLoadsFromSameBasePtr() 8689 auto Disp1 = dyn_cast<ConstantSDNode>(Load1->getOperand(X86::AddrDisp)); in areLoadsFromSameBasePtr() 8699 bool X86InstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear() argument 8706 unsigned Opc1 = Load1->getMachineOpcode(); in shouldScheduleLoadsNear() 8722 EVT VT = Load1->getValueType(0); in shouldScheduleLoadsNear()
|
H A D | X86ISelLowering.cpp | 49983 SDValue Load1 = in combineLoad() local 49992 Load1.getValue(1), Load2.getValue(1)); in combineLoad() 49994 SDValue NewVec = DAG.getNode(ISD::CONCAT_VECTORS, dl, RegVT, Load1, Load2); in combineLoad()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.h | 247 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1, 258 bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2,
|
H A D | ARMBaseInstrInfo.cpp | 1947 bool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() argument 1953 if (!Load1->isMachineOpcode() || !Load2->isMachineOpcode()) in areLoadsFromSameBasePtr() 1979 if (!IsLoadOpcode(Load1->getMachineOpcode()) || in areLoadsFromSameBasePtr() 1984 if (Load1->getOperand(0) != Load2->getOperand(0) || in areLoadsFromSameBasePtr() 1985 Load1->getOperand(4) != Load2->getOperand(4)) in areLoadsFromSameBasePtr() 1989 if (Load1->getOperand(3) != Load2->getOperand(3)) in areLoadsFromSameBasePtr() 1993 if (isa<ConstantSDNode>(Load1->getOperand(1)) && in areLoadsFromSameBasePtr() 1995 Offset1 = cast<ConstantSDNode>(Load1->getOperand(1))->getSExtValue(); in areLoadsFromSameBasePtr() 2030 if ((Load1->getMachineOpcode() != Load2->getMachineOpcode()) && in shouldScheduleLoadsNear() 2031 !((Load1->getMachineOpcode() == ARM::t2LDRBi8 && in shouldScheduleLoadsNear() [all …]
|
H A D | ARMISelLowering.cpp | 13638 LoadSDNode *Load1 = dyn_cast<LoadSDNode>(N1); in TryDistrubutionADDVecReduce() local 13639 if (!Load0 || !Load1 || Load0->getChain() != Load1->getChain() || in TryDistrubutionADDVecReduce() 13640 !Load0->isSimple() || !Load1->isSimple() || Load0->isIndexed() || in TryDistrubutionADDVecReduce() 13641 Load1->isIndexed()) in TryDistrubutionADDVecReduce() 13645 auto BaseLocDecomp1 = BaseIndexOffset::match(Load1, DAG); in TryDistrubutionADDVecReduce()
|
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetInstrInfo.h | 1408 virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() argument 1422 virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear() argument
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIInstrInfo.cpp | 235 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, in areLoadsFromSameBasePtr() argument 238 if (!Load0->isMachineOpcode() || !Load1->isMachineOpcode()) in areLoadsFromSameBasePtr() 242 unsigned Opc1 = Load1->getMachineOpcode(); in areLoadsFromSameBasePtr() 255 if (getNumOperandsNoGlue(Load0) != getNumOperandsNoGlue(Load1)) in areLoadsFromSameBasePtr() 259 if (Load0->getOperand(0) != Load1->getOperand(0)) in areLoadsFromSameBasePtr() 277 Offset1 = Load1->getConstantOperandVal(Offset1Idx); in areLoadsFromSameBasePtr() 288 if (NumOps != getNumOperandsNoGlue(Load1)) in areLoadsFromSameBasePtr() 292 if (Load0->getOperand(0) != Load1->getOperand(0)) in areLoadsFromSameBasePtr() 297 if (NumOps == 5 && Load0->getOperand(1) != Load1->getOperand(1)) in areLoadsFromSameBasePtr() 303 dyn_cast<ConstantSDNode>(Load1->getOperand(NumOps - 3)); in areLoadsFromSameBasePtr() [all …]
|
H A D | SIInstrInfo.h | 237 bool areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, int64_t &Offset0, 253 bool shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, int64_t Offset0,
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 3230 SDValue Load1 = DAG.getLoad(LoadTy, dl, Chain, Base1, WideMMO); in LowerUnalignedLoad() local 3233 {Load1, Load0, BaseNoOff.getOperand(0)}); in LowerUnalignedLoad() 3235 Load0.getValue(1), Load1.getValue(1)); in LowerUnalignedLoad()
|
H A D | HexagonISelLoweringHVX.cpp | 2994 SDValue Load1 = DAG.getLoad(SingleTy, dl, Chain, Base1, MOp1); in SplitHvxMemOp() local 2996 { DAG.getNode(ISD::CONCAT_VECTORS, dl, MemTy, Load0, Load1), in SplitHvxMemOp() 2998 Load0.getValue(1), Load1.getValue(1)) }, dl); in SplitHvxMemOp()
|
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Instrumentation/ |
H A D | DataFlowSanitizer.cpp | 2307 Value *Load1 = in loadShadowOriginSansLoadTracking() local 2309 return {combineShadows(Load, Load1, Pos), Origin}; in loadShadowOriginSansLoadTracking()
|
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | DAGCombiner.cpp | 12704 LoadSDNode *Load1 = cast<LoadSDNode>(Op1); in tryToFoldExtendSelectLoad() local 12706 if (!TLI.isLoadExtLegal(ExtLoadOpcode, VT, Load1->getMemoryVT()) || in tryToFoldExtendSelectLoad()
|