| /freebsd/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAddSub.cpp | 2777 Value *NegY = Builder.CreateFNegFMF(Y, &I, Y->getName() + ".neg"); in visitFNeg() local
2778 SelectInst *NewSel = SelectInst::Create(Cond, P, NegY); in visitFNeg()
2801 Value *NegY = Builder.CreateFNeg(Y); in visitFNeg() local
2802 Value *NewCopySign = Builder.CreateCopySign(X, NegY); in visitFNeg()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 7206 SDValue NegY = in getNegatedExpression() local
7216 if (NegY != N) in getNegatedExpression()
7217 RemoveDeadNode(NegY); in getNegatedExpression()
7222 if (NegY) { in getNegatedExpression()
7262 SDValue NegY = in getNegatedExpression() local
7272 if (NegY != N) in getNegatedExpression()
7273 RemoveDeadNode(NegY); in getNegatedExpression()
7283 if (NegY) { in getNegatedExpression()
7318 SDValue NegY = in getNegatedExpression() local
7328 if (NegY != N) in getNegatedExpression()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCodeGenPrepare.cpp | 1460 Value *NegY = Builder.CreateSub(Zero, Y); in expandDivRem32() local
1461 Value *NegYZ = Builder.CreateMul(NegY, Z); in expandDivRem32()
|
| H A D | AMDGPULegalizerInfo.cpp | 4371 auto NegY = B.buildSub(S32, B.buildConstant(S32, 0), Y); in legalizeUnsignedDIV_REM32Impl() local
4372 auto NegYZ = B.buildMul(S32, NegY, Z); in legalizeUnsignedDIV_REM32Impl()
4738 auto NegY = B.buildFNeg(ResTy, Y); in legalizeFastUnsafeFDIV64() local
4745 auto Tmp0 = B.buildFMA(ResTy, NegY, R, One); in legalizeFastUnsafeFDIV64()
4748 auto Tmp1 = B.buildFMA(ResTy, NegY, R, One); in legalizeFastUnsafeFDIV64()
4752 auto Tmp2 = B.buildFMA(ResTy, NegY, Ret, X); in legalizeFastUnsafeFDIV64()
|
| H A D | AMDGPUISelLowering.cpp | 2219 SDValue NegY = DAG.getNode(ISD::SUB, DL, VT, DAG.getConstant(0, DL, VT), Y); in LowerUDIVREM() local
2220 SDValue NegYZ = DAG.getNode(ISD::MUL, DL, VT, NegY, Z); in LowerUDIVREM()
|
| H A D | SIISelLowering.cpp | 10321 SDValue NegY = DAG.getNode(ISD::FNEG, SL, VT, Y); in lowerFastUnsafeFDIV64() local
10325 SDValue Tmp0 = DAG.getNode(ISD::FMA, SL, VT, NegY, R, One); in lowerFastUnsafeFDIV64()
10328 SDValue Tmp1 = DAG.getNode(ISD::FMA, SL, VT, NegY, R, One); in lowerFastUnsafeFDIV64()
10331 SDValue Tmp2 = DAG.getNode(ISD::FMA, SL, VT, NegY, Ret, X); in lowerFastUnsafeFDIV64()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 5780 Register NegY = in matchCombineFSubFMulToFMadOrFMA() local
5783 {NegY, RHS.MI->getOperand(2).getReg(), LHS.Reg}); in matchCombineFSubFMulToFMadOrFMA()
5877 Register NegY = B.buildFNeg(DstTy, FpExtY).getReg(0); in matchCombineFSubFpExtFMulToFMadOrFMA() local
5881 {NegY, FpExtZ, LHSReg}); in matchCombineFSubFpExtFMulToFMadOrFMA()
|