Home
last modified time | relevance | path

Searched refs:R_UPD_CLK_ADC (Results 1 – 6 of 6) sorted by relevance

/freebsd/sys/contrib/dev/rtw89/
H A Drtw8852b_rfk.c993 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON, 0x1); in _iqk_rxclk_setting()
994 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x1); in _iqk_rxclk_setting()
1009 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON, 0x1); in _iqk_rxclk_setting()
1010 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x0); in _iqk_rxclk_setting()
H A Drtw8852a_rfk.c1029 rtw89_phy_write32_set(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON); in _iqk_rxclk_setting()
1030 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL, 0x1); in _iqk_rxclk_setting()
1037 rtw89_phy_write32_set(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_ON); in _iqk_rxclk_setting()
1038 rtw89_phy_write32_clr(rtwdev, R_UPD_CLK_ADC, B_UPD_CLK_ADC_VAL); in _iqk_rxclk_setting()
H A Drtw8851b.c1137 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8851b_ctrl_cck_en()
1142 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8851b_ctrl_cck_en()
H A Drtw8852b.c1287 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8852b_ctrl_cck_en()
1290 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8852b_ctrl_cck_en()
H A Drtw8852c.c1638 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 1); in rtw8852c_set_channel_bb()
1643 rtw89_phy_write32_mask(rtwdev, R_UPD_CLK_ADC, B_ENABLE_CCK, 0); in rtw8852c_set_channel_bb()
H A Dreg.h3919 #define R_UPD_CLK_ADC 0x0700 macro