Home
last modified time | relevance | path

Searched refs:SDHCI_CLOCK_CONTROL (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/arm/ti/
H A Dti_sdhci.c189 if (off == SDHCI_CLOCK_CONTROL) { in ti_sdhci_read_2()
190 val32 = RD4(sc, SDHCI_CLOCK_CONTROL); in ti_sdhci_read_2()
288 if (off == SDHCI_CLOCK_CONTROL) { in ti_sdhci_write_2()
296 val32 = RD4(sc, SDHCI_CLOCK_CONTROL); in ti_sdhci_write_2()
301 WR4(sc, SDHCI_CLOCK_CONTROL, val32); in ti_sdhci_write_2()
/freebsd/sys/dev/sdhci/
H A Dfsl_sdhci.c307 if (off == SDHCI_CLOCK_CONTROL) { in fsl_sdhci_read_2()
429 if (off == SDHCI_CLOCK_CONTROL) { in fsl_sdhci_write_2()
572 val32 = RD4(sc, SDHCI_CLOCK_CONTROL); in fsl_sdhc_set_clock()
592 WR4(sc, SDHCI_CLOCK_CONTROL, val32 & ~SDHC_CLK_SDCLKEN); in fsl_sdhc_set_clock()
645 WR4(sc, SDHCI_CLOCK_CONTROL, val32); in fsl_sdhc_set_clock()
H A Dsdhci_xenon.c276 reg = bus_read_4(sc->mem_res, SDHCI_CLOCK_CONTROL); in sdhci_xenon_phy_set()
278 bus_write_4(sc->mem_res, SDHCI_CLOCK_CONTROL, reg); in sdhci_xenon_phy_set()
300 reg = bus_read_4(sc->mem_res, SDHCI_CLOCK_CONTROL); in sdhci_xenon_phy_set()
302 bus_write_4(sc->mem_res, SDHCI_CLOCK_CONTROL, reg); in sdhci_xenon_phy_set()
H A Dsdhci_fsl_fdt.c322 val32 = RD4(sc, SDHCI_CLOCK_CONTROL); in fsl_sdhc_fdt_set_clock()
325 WR4(sc, SDHCI_CLOCK_CONTROL, val32 & ~SDHCI_FSL_CLK_SDCLKEN); in fsl_sdhc_fdt_set_clock()
372 WR4(sc, SDHCI_CLOCK_CONTROL, val32); in fsl_sdhc_fdt_set_clock()
411 case SDHCI_CLOCK_CONTROL: in sdhci_fsl_fdt_read_2()
515 case SDHCI_CLOCK_CONTROL: in sdhci_fsl_fdt_write_2()
969 val = RD4(sc, SDHCI_CLOCK_CONTROL); in sdhci_fsl_fdt_attach()
970 WR4(sc, SDHCI_CLOCK_CONTROL, val & ~SDHCI_FSL_CLK_SDCLKEN); in sdhci_fsl_fdt_attach()
H A Dsdhci.c241 RD1(slot, SDHCI_WAKE_UP_CONTROL), RD2(slot, SDHCI_CLOCK_CONTROL)); in sdhci_dumpregs_buf()
423 clk = RD2(slot, SDHCI_CLOCK_CONTROL); in sdhci_set_clock()
424 WR2(slot, SDHCI_CLOCK_CONTROL, clk & ~SDHCI_CLOCK_CARD_EN); in sdhci_set_clock()
486 WR2(slot, SDHCI_CLOCK_CONTROL, clk); in sdhci_set_clock()
489 WR2(slot, SDHCI_CLOCK_CONTROL, clk); in sdhci_set_clock()
492 while (!((clk = RD2(slot, SDHCI_CLOCK_CONTROL)) in sdhci_set_clock()
505 WR2(slot, SDHCI_CLOCK_CONTROL, clk); in sdhci_set_clock()
H A Dsdhci.h185 #define SDHCI_CLOCK_CONTROL 0x2C macro
/freebsd/sys/arm/broadcom/bcm2835/
H A Dbcm2835_sdhost.c886 case SDHCI_CLOCK_CONTROL: in bcm_sdhost_read_2()
1115 case SDHCI_CLOCK_CONTROL: in bcm_sdhost_write_2()