Searched refs:TI_PCI_BIST (Results 1 – 2 of 2) sorted by relevance
48 #define TI_PCI_BIST 0x00C macro
2089 cacheline = CSR_READ_4(sc, TI_PCI_BIST) & 0xFF; in ti_chipinit()