Home
last modified time | relevance | path

Searched refs:getRegClassIDForVecVT (Results 1 – 3 of 3) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h757 static unsigned getRegClassIDForVecVT(MVT VT);
H A DRISCVISelDAGToDAG.cpp2032 unsigned InRegClassID = RISCVTargetLowering::getRegClassIDForVecVT(VT); in Select()
2033 assert(RISCVTargetLowering::getRegClassIDForVecVT(SubVecContainerVT) == in Select()
2076 unsigned InRegClassID = RISCVTargetLowering::getRegClassIDForVecVT(InVT); in Select()
2077 assert(RISCVTargetLowering::getRegClassIDForVecVT(SubVecContainerVT) == in Select()
H A DRISCVISelLowering.cpp215 unsigned RCID = getRegClassIDForVecVT(ContainerVT); in RISCVTargetLowering()
2349 unsigned RISCVTargetLowering::getRegClassIDForVecVT(MVT VT) { in getRegClassIDForVecVT() function in RISCVTargetLowering
2368 unsigned VecRegClassID = getRegClassIDForVecVT(VecVT); in decomposeSubvectorInsertExtractToSubRegs()
2369 unsigned SubRegClassID = getRegClassIDForVecVT(SubVecVT); in decomposeSubvectorInsertExtractToSubRegs()