Home
last modified time | relevance | path

Searched refs:BIT_8 (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/scsi/
H A Dqla1280.h25 #define BIT_8 0x100 macro
136 #define ISP_FLASH_ENABLE BIT_8 /* Flash BIOS Read/Write enable */
312 #define TP_RENEGOTIATE BIT_8 /* Renegotiate on error. */
580 #define SF_GOT_BUS BIT_8 /* */
/linux/drivers/scsi/qla2xxx/
H A Dqla_target.h91 #define OF_INC_RC BIT_8 /* Increment command resource count */
476 #define CTIO7_FLAGS_DONT_RET_CTIO BIT_8
748 #define NOTIFY_ACK_RES_COUNT BIT_8
848 TRC_SRR_TERM = BIT_8,
H A Dqla_fw.h495 #define CF_ADDITIONAL_PARAM_BLK BIT_8
903 #define LCF_CLASS_2 BIT_8 /* Enable class 2 during PLOGI. */
1178 #define CSRX_PCIX_BUS_MODE_MASK (BIT_11|BIT_10|BIT_9|BIT_8)
1224 #define HSRX_RISC_PAUSED BIT_8 /* RISC Paused. */
H A Dqla_def.h115 #define BIT_8 0x100 macro
870 #define HSR_RISC_PAUSED BIT_8 /* RISC Paused */
1246 #define FO1_SET_EMPHASIS_SWING BIT_8
1415 #define MBX_8 BIT_8
2082 #define PO_ENABLE_DIF_BUNDLING BIT_8
2189 #define SS_RESPONSE_INFO_LEN_VALID BIT_8
2602 #define NVME_PRLI_SP_SLER BIT_8
3489 #define QLA_MSIX_FW_MODE(m) (((m) & (BIT_7|BIT_8|BIT_9)) >> 7)
3996 #define RDP_PORT_SPEED_64GB BIT_8
4200 #define FLOGI_SEQ_DEL BIT_8
[all …]
H A Dqla_nx.h849 #define HSRX_RISC_PAUSED BIT_8 /* RISC Paused. */
H A Dqla_isr.c491 if (hccr & (BIT_15 | BIT_13 | BIT_11 | BIT_8)) in qla2300_intr_handler()
1053 mb[1] & BIT_8 ? "" : " not", in qla27xx_handle_8200_aen()
1056 if ((mb[1] & BIT_8) == 0) in qla27xx_handle_8200_aen()
1371 rd_reg_word(&reg24->mailbox7) & BIT_8) in qla2x00_async_event()
2561 if (iop[0] & BIT_8) in qla24xx_logio_entry()
H A Dqla_target.c6966 nv->firmware_options_2 |= cpu_to_le32(BIT_8); in qlt_24xx_config_nvram_stage1()
6971 nv->firmware_options_2 &= ~cpu_to_le32(BIT_8); in qlt_24xx_config_nvram_stage1()
7069 nv->firmware_options_2 |= cpu_to_le32(BIT_8); in qlt_81xx_config_nvram_stage1()
7074 nv->firmware_options_2 &= ~cpu_to_le32(BIT_8); in qlt_81xx_config_nvram_stage1()
H A Dqla_init.c4585 ha->fw_options[2] |= BIT_8; in qla24xx_update_fw_options()
4587 ha->fw_options[2] &= ~BIT_8; in qla24xx_update_fw_options()
8082 icb->firmware_options_3 |= cpu_to_le32(BIT_8); in qla24xx_nvram_config()
9327 icb->firmware_options_3 |= cpu_to_le32(BIT_8); in qla81xx_nvram_config()
H A Dqla_gs.c2619 case BIT_8: in qla2x00_port_speed_capability()
H A Dqla_mbx.c2591 if (iop[0] & BIT_8) in qla24xx_login_fabric()
H A Dqla_os.c616 pci_bus = (ha->pci_attr & BIT_8) >> 8; in qla2x00_pci_info_str()
/linux/drivers/net/ethernet/qlogic/qlcnic/
H A Dqlcnic_hdr.h203 #define BIT_8 0x100 macro
H A Dqlcnic_sriov_pf.c703 cmd.req.arg[2] |= BIT_1 | BIT_3 | BIT_8; in qlcnic_sriov_set_vf_acl()
1261 if (!(cmd->req.arg[1] & BIT_8)) in qlcnic_sriov_validate_cfg_macvlan()
H A Dqlcnic_dcb.c647 if (*val & BIT_8) in qlcnic_83xx_dcb_aen_handler()
H A Dqlcnic_ctx.c832 cmd.req.arg[1] = function | BIT_8; in qlcnic_82xx_get_mac_address()
H A Dqlcnic.h914 #define QLCNIC_FW_CAPABILITY_BDG BIT_8
H A Dqlcnic_83xx_hw.c60 #define QLC_83XX_10_CAPABLE BIT_8
1704 cmd.req.arg[1] = (enable ? 1 : 0) | BIT_8 | temp; in qlcnic_83xx_setup_link_event()
H A Dqlcnic_sriov_common.c396 if (status & BIT_8) in qlcnic_sriov_get_vf_vport_info()
/linux/drivers/scsi/qla4xxx/
H A Dql4_def.h88 #define BIT_8 0x100 macro
H A Dql4_os.c3656 options |= BIT_8; in qla4xxx_copy_to_fwddb_param()
3658 options &= ~BIT_8; in qla4xxx_copy_to_fwddb_param()
3671 SET_BITVAL(sess->pdu_inorder_en, options, BIT_8); in qla4xxx_copy_to_fwddb_param()