Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__VCPU_MASK (Results 1 – 25 of 25) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v5_0.c668 data3 |= UVD_CGC_GATE__VCPU_MASK; in uvd_v5_0_enable_clock_gating()
751 UVD_CGC_GATE__VCPU_MASK |
H A Duvd_v6_0.c664 UVD_CGC_GATE__VCPU_MASK |
697 UVD_CGC_GATE__VCPU_MASK |
1326 data3 |= UVD_CGC_GATE__VCPU_MASK; in uvd_v6_0_enable_clock_gating()
1409 UVD_CGC_GATE__VCPU_MASK |
H A Dvcn_v4_0_5.c678 | UVD_CGC_GATE__VCPU_MASK in vcn_v4_0_5_disable_clock_gating()
H A Duvd_v7_0.c1693 UVD_CGC_GATE__VCPU_MASK |
H A Dvcn_v4_0_3.c593 | UVD_CGC_GATE__VCPU_MASK in vcn_v4_0_3_disable_clock_gating()
H A Dvcn_v1_0.c542 | UVD_CGC_GATE__VCPU_MASK in vcn_v1_0_disable_clock_gating()
H A Dvcn_v2_0.c570 | UVD_CGC_GATE__VCPU_MASK in vcn_v2_0_disable_clock_gating()
H A Dvcn_v4_0.c742 | UVD_CGC_GATE__VCPU_MASK in vcn_v4_0_disable_clock_gating()
H A Dvcn_v2_5.c657 | UVD_CGC_GATE__VCPU_MASK in vcn_v2_5_disable_clock_gating()
H A Dvcn_v3_0.c776 | UVD_CGC_GATE__VCPU_MASK in vcn_v3_0_disable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h415 #define UVD_CGC_GATE__VCPU_MASK macro
H A Duvd_3_1_sh_mask.h159 #define UVD_CGC_GATE__VCPU_MASK 0x40000 macro
H A Duvd_4_2_sh_mask.h159 #define UVD_CGC_GATE__VCPU_MASK 0x40000 macro
H A Duvd_4_0_sh_mask.h114 #define UVD_CGC_GATE__VCPU_MASK 0x00040000L macro
H A Duvd_5_0_sh_mask.h171 #define UVD_CGC_GATE__VCPU_MASK 0x40000 macro
H A Duvd_6_0_sh_mask.h173 #define UVD_CGC_GATE__VCPU_MASK 0x40000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h843 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_2_5_sh_mask.h1913 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_2_0_0_sh_mask.h1862 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_2_6_0_sh_mask.h3584 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_3_0_0_sh_mask.h2643 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_5_0_0_sh_mask.h78 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_4_0_5_sh_mask.h74 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_4_0_0_sh_mask.h78 #define UVD_CGC_GATE__VCPU_MASK macro
H A Dvcn_4_0_3_sh_mask.h78 #define UVD_CGC_GATE__VCPU_MASK macro