Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__MPC_DCLK__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_3_1_sh_mask.h204 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT 0x14 macro
H A Duvd_4_2_sh_mask.h204 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT 0x14 macro
H A Duvd_4_0_sh_mask.h165 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT 0x00000014 macro
H A Duvd_5_0_sh_mask.h220 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT 0x14 macro
H A Duvd_6_0_sh_mask.h222 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT 0x14 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h866 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_2_5_sh_mask.h1936 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h1886 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_2_6_0_sh_mask.h3607 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h2666 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_5_0_0_sh_mask.h3385 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_4_0_5_sh_mask.h3695 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_4_0_0_sh_mask.h3829 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro
H A Dvcn_4_0_3_sh_mask.h3864 #define UVD_CGC_STATUS__MPC_DCLK__SHIFT … macro