Home
last modified time | relevance | path

Searched refs:amdgpu_ras_is_supported (Results 1 – 25 of 32) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dhdp_v4_0.c72 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__HDP)) in hdp_v4_0_query_ras_error_count()
81 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__HDP)) in hdp_v4_0_reset_ras_error_count()
H A Damdgpu_nbio.c63 if (amdgpu_ras_is_supported(adev, ras_block->block)) { in amdgpu_nbio_ras_late_init()
H A Dsdma_v4_4.c242 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_4_reset_ras_error_count()
H A Dgfx_v9_4.c874 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_query_ras_error_count()
912 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_reset_ras_error_count()
982 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_query_ras_error_status()
H A Djpeg_v4_0_3.c154 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG)) { in jpeg_v4_0_3_sw_init()
1205 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG)) { in jpeg_v4_0_3_query_ras_error_count()
1227 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG)) { in jpeg_v4_0_3_reset_ras_error_count()
H A Damdgpu_jpeg.c289 if (amdgpu_ras_is_supported(adev, ras_block->block)) { in amdgpu_jpeg_ras_late_init()
H A Damdgpu_sdma.c107 if (amdgpu_ras_is_supported(adev, ras_block->block)) { in amdgpu_sdma_ras_late_init()
H A Dmmhub_v1_8.c666 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) { in mmhub_v1_8_query_ras_error_count()
694 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) { in mmhub_v1_8_reset_ras_error_count()
H A Dgfx_v9_4_2.c706 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_2_do_edc_gpr_workarounds()
1651 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_2_query_ras_error_count()
1696 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_2_reset_ras_error_count()
1759 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_2_query_ras_error_status()
1769 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in gfx_v9_4_2_reset_ras_error_status()
H A Dsdma_v4_4_2.c1495 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_4_2_hw_fini()
1631 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA))
2174 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_4_2_xcp_suspend()
2256 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_4_2_query_ras_error_count()
2281 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_4_2_reset_ras_error_count()
H A Dvcn_v4_0_3.c192 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) { in vcn_v4_0_3_sw_init()
1855 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) { in vcn_v4_0_3_query_ras_error_count()
1877 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) { in vcn_v4_0_3_reset_ras_error_count()
1907 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) in vcn_v4_0_3_enable_ras()
H A Dmmhub_v1_7.c1271 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) { in mmhub_v1_7_reset_ras_error_count()
1291 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) in mmhub_v1_7_query_ras_error_status()
1311 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) in mmhub_v1_7_reset_ras_error_status()
H A Damdgpu_ras.c503 if (!amdgpu_ras_is_supported(adev, data.head.block)) in amdgpu_ras_debugfs_ctrl_write()
1440 if (!amdgpu_ras_is_supported(adev, block) || in amdgpu_ras_reset_error_count()
1991 if (amdgpu_ras_is_supported(adev, obj->head.block) && in amdgpu_ras_debugfs_create_all()
3746 if (!amdgpu_ras_is_supported(adev, ras_block->block)) { in amdgpu_ras_block_late_init()
3864 if (!amdgpu_ras_is_supported(adev, obj->head.block)) { in amdgpu_ras_resume()
3923 if (!amdgpu_ras_is_supported(adev, obj->ras_comm.block)) in amdgpu_ras_late_init()
3968 if (amdgpu_ras_is_supported(adev, obj->ras_comm.block) && in amdgpu_ras_fini()
4257 int amdgpu_ras_is_supported(struct amdgpu_device *adev, in amdgpu_ras_is_supported() function
H A Damdgpu_umc.c321 if (amdgpu_ras_is_supported(adev, ras_block->block)) { in amdgpu_umc_ras_late_init()
H A Damdgpu_ras.h894 int amdgpu_ras_is_supported(struct amdgpu_device *adev, unsigned int block);
H A Djpeg_v2_5.c224 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG)) in jpeg_v2_5_hw_fini()
H A Djpeg_v4_0.c204 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__JPEG)) in jpeg_v4_0_hw_fini()
H A Dsdma_v4_0.c1975 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_0_hw_fini()
2116 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) in sdma_v4_0_process_ras_data_cb()
2707 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) { in sdma_v4_0_reset_ras_error_count()
H A Dmmhub_v1_0.c774 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) { in mmhub_v1_0_reset_ras_error_count()
H A Dgmc_v11_0.c956 amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__UMC)) in gmc_v11_0_hw_fini()
H A Dgmc_v12_0.c940 amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__UMC)) in gmc_v12_0_hw_fini()
H A Dmmhub_v9_4.c1626 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) { in mmhub_v9_4_reset_ras_error_count()
1648 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) in mmhub_v9_4_query_ras_error_status()
H A Dgmc_v10_0.c1050 amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__UMC)) in gmc_v10_0_hw_fini()
H A Damdgpu_gfx.c887 if (amdgpu_ras_is_supported(adev, ras_block->block)) { in amdgpu_gfx_ras_late_init()
967 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX)) { in amdgpu_gfx_process_ras_data_cb()
H A Dvcn_v4_0.c365 if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) in vcn_v4_0_hw_fini()
933 if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN)) in vcn_v4_0_enable_ras()

12