Searched refs:clear_state_size (Results 1 – 12 of 12) sorted by relevance
/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | amdgpu_rlc.h | 272 u32 clear_state_size; member
|
H A D | amdgpu_rlc.c | 134 adev->gfx.rlc.clear_state_size = dws = adev->gfx.rlc.funcs->get_csb_size(adev); in amdgpu_gfx_rlc_init_csb()
|
H A D | gfx_v6_0.c | 2359 adev->gfx.rlc.clear_state_size = gfx_v6_0_get_csb_size(adev); in gfx_v6_0_rlc_init() 2360 dws = adev->gfx.rlc.clear_state_size + (256 / 4); in gfx_v6_0_rlc_init() 2379 dst_ptr[2] = cpu_to_le32(adev->gfx.rlc.clear_state_size); in gfx_v6_0_rlc_init()
|
H A D | gfx_v7_0.c | 3797 WREG32(mmRLC_GPM_SCRATCH_DATA, adev->gfx.rlc.clear_state_size); in gfx_v7_0_init_gfx_cgpg()
|
H A D | gfx_v10_0.c | 5303 WREG32_SOC15_RLC(GC, 0, mmRLC_CSIB_LENGTH, adev->gfx.rlc.clear_state_size); in gfx_v10_0_init_csb() 5309 WREG32_SOC15(GC, 0, mmRLC_CSIB_LENGTH, adev->gfx.rlc.clear_state_size); in gfx_v10_0_init_csb()
|
H A D | gfx_v12_0.c | 1772 WREG32_SOC15(GC, 0, regRLC_CSIB_LENGTH, adev->gfx.rlc.clear_state_size); in gfx_v12_0_init_csb()
|
H A D | gfx_v8_0.c | 3871 adev->gfx.rlc.clear_state_size); in gfx_v8_0_init_csb()
|
H A D | gfx_v11_0.c | 2059 WREG32_SOC15(GC, 0, regRLC_CSIB_LENGTH, adev->gfx.rlc.clear_state_size); in gfx_v11_0_init_csb()
|
H A D | gfx_v9_0.c | 2719 adev->gfx.rlc.clear_state_size); in gfx_v9_0_init_csb()
|
/linux/drivers/gpu/drm/radeon/ |
H A D | evergreen.c | 4232 rdev->rlc.clear_state_size = dws = cik_get_csb_size(rdev); in sumo_rlc_init() 4234 rdev->rlc.clear_state_size = si_get_csb_size(rdev); in sumo_rlc_init() 4235 dws = rdev->rlc.clear_state_size + (256 / 4); in sumo_rlc_init() 4247 rdev->rlc.clear_state_size = dws; in sumo_rlc_init() 4288 dst_ptr[2] = cpu_to_le32(rdev->rlc.clear_state_size); in sumo_rlc_init()
|
H A D | radeon.h | 957 u32 clear_state_size; member
|
H A D | cik.c | 6620 WREG32(RLC_GPM_SCRATCH_DATA, rdev->rlc.clear_state_size); in cik_init_gfx_cgpg()
|