Home
last modified time | relevance | path

Searched refs:min_meta_chunk_size (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn21/
H A Ddcn21_hubp.c156 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp21_program_requestor()
165 MIN_META_CHUNK_SIZE_C, rq_regs->rq_regs_c.min_meta_chunk_size, in hubp21_program_requestor()
278 MIN_META_CHUNK_SIZE, &rq_regs.rq_regs_l.min_meta_chunk_size, in hubp21_validate_dml_output()
287 MIN_META_CHUNK_SIZE_C, &rq_regs.rq_regs_c.min_meta_chunk_size, in hubp21_validate_dml_output()
317 if (rq_regs.rq_regs_l.min_meta_chunk_size != dml_rq_regs->rq_regs_l.min_meta_chunk_size) in hubp21_validate_dml_output()
319 dml_rq_regs->rq_regs_l.min_meta_chunk_size, rq_regs.rq_regs_l.min_meta_chunk_size); in hubp21_validate_dml_output()
342 if (rq_regs.rq_regs_c.min_meta_chunk_size != dml_rq_regs->rq_regs_c.min_meta_chunk_size) in hubp21_validate_dml_output()
344 dml_rq_regs->rq_regs_c.min_meta_chunk_size, rq_regs.rq_regs_c.min_meta_chunk_size); in hubp21_validate_dml_output()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn201/
H A Ddcn201_hubp.c85 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp201_program_requestor()
92 MIN_META_CHUNK_SIZE_C, rq_regs->rq_regs_c.min_meta_chunk_size, in hubp201_program_requestor()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.c213 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp2_program_requestor()
222 MIN_META_CHUNK_SIZE_C, rq_regs->rq_regs_c.min_meta_chunk_size, in hubp2_program_requestor()
1319 MIN_META_CHUNK_SIZE, &rq_regs->rq_regs_l.min_meta_chunk_size, in hubp2_read_state()
1329 MIN_META_CHUNK_SIZE_C, &rq_regs->rq_regs_c.min_meta_chunk_size, in hubp2_read_state()
1368 MIN_META_CHUNK_SIZE, &rq_regs.rq_regs_l.min_meta_chunk_size, in hubp2_validate_dml_output()
1377 MIN_META_CHUNK_SIZE_C, &rq_regs.rq_regs_c.min_meta_chunk_size, in hubp2_validate_dml_output()
1408 if (rq_regs.rq_regs_l.min_meta_chunk_size != dml_rq_regs->rq_regs_l.min_meta_chunk_size) in hubp2_validate_dml_output()
1410 dml_rq_regs->rq_regs_l.min_meta_chunk_size, rq_regs.rq_regs_l.min_meta_chunk_size); in hubp2_validate_dml_output()
1433 if (rq_regs.rq_regs_c.min_meta_chunk_size != dml_rq_regs->rq_regs_c.min_meta_chunk_size) in hubp2_validate_dml_output()
1435 dml_rq_regs->rq_regs_c.min_meta_chunk_size, rq_regs.rq_regs_c.min_meta_chunk_size); in hubp2_validate_dml_output()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_rq_dlg_calc_32.c115 rq_regs->rq_regs_l.min_meta_chunk_size = 0; in dml32_rq_dlg_get_rq_reg()
117 rq_regs->rq_regs_l.min_meta_chunk_size = dml_log2(min_meta_chunk_bytes) - 6 + 1; in dml32_rq_dlg_get_rq_reg()
120 rq_regs->rq_regs_c.min_meta_chunk_size = 0; in dml32_rq_dlg_get_rq_reg()
122 rq_regs->rq_regs_c.min_meta_chunk_size = dml_log2(p1_min_meta_chunk_bytes) - 6 + 1; in dml32_rq_dlg_get_rq_reg()
/linux/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml_display_rq_dlg_calc.c114 rq_regs->rq_regs_l.min_meta_chunk_size = 0; in dml_rq_dlg_get_rq_reg()
116 …rq_regs->rq_regs_l.min_meta_chunk_size = (dml_uint_t)(dml_log2((dml_float_t) min_meta_chunk_bytes)… in dml_rq_dlg_get_rq_reg()
119 rq_regs->rq_regs_c.min_meta_chunk_size = 0; in dml_rq_dlg_get_rq_reg()
121 …rq_regs->rq_regs_c.min_meta_chunk_size = (dml_uint_t)(dml_log2((dml_float_t) p1_min_meta_chunk_byt… in dml_rq_dlg_get_rq_reg()
H A Ddml2_translation_helper.c1413 out->rq_regs.rq_regs_l.min_meta_chunk_size = rq_regs->rq_regs_l.min_meta_chunk_size; in dml2_update_pipe_ctx_dchub_regs()
1422 out->rq_regs.rq_regs_c.min_meta_chunk_size = rq_regs->rq_regs_c.min_meta_chunk_size; in dml2_update_pipe_ctx_dchub_regs()
H A Ddisplay_mode_util.c225 dml_print("DML: min_meta_chunk_size = 0x%x\n", rq_regs->min_meta_chunk_size); in dml_print_data_rq_regs_st()
H A Ddisplay_mode_core_structs.h1957 dml_uint_t min_meta_chunk_size; member
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/
H A Ddml_top_dchub_registers.h112 uint32_t min_meta_chunk_size; member
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn30/
H A Ddcn30_hubp.c438 MIN_META_CHUNK_SIZE, &rq_regs->rq_regs_l.min_meta_chunk_size, in hubp3_read_state()
447 MIN_META_CHUNK_SIZE_C, &rq_regs->rq_regs_c.min_meta_chunk_size, in hubp3_read_state()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
H A Ddcn10_hubp.c569 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp1_program_requestor()
578 MIN_META_CHUNK_SIZE_C, rq_regs->rq_regs_c.min_meta_chunk_size, in hubp1_program_requestor()
1084 MIN_META_CHUNK_SIZE, &rq_regs->rq_regs_l.min_meta_chunk_size, in hubp1_read_state()
1094 MIN_META_CHUNK_SIZE_C, &rq_regs->rq_regs_c.min_meta_chunk_size, in hubp1_read_state()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_rq_dlg_helpers.c165 rq_regs->min_meta_chunk_size); in print__data_rq_regs_st()
H A Ddisplay_mode_structs.h702 unsigned int min_meta_chunk_size; member
H A Ddml1_display_rq_dlg_calc.c223 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
225 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer_debug.c216 rq_regs->rq_regs_l.min_meta_chunk_size, rq_regs->rq_regs_l.dpte_group_size, in dcn10_get_rq_states()
219 rq_regs->rq_regs_c.meta_chunk_size, rq_regs->rq_regs_c.min_meta_chunk_size, in dcn10_get_rq_states()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_rq_dlg_calc_21.c158 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
160 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_rq_dlg_calc_20.c181 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
183 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
H A Ddisplay_rq_dlg_calc_20v2.c181 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
183 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_rq_dlg_calc_30.c105 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
107 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_rq_dlg_calc_31.c104 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
106 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_rq_dlg_calc_314.c192 rq_regs->min_meta_chunk_size = 0; in extract_rq_sizing_regs()
194 rq_regs->min_meta_chunk_size = dml_log2(rq_sizing->min_meta_chunk_bytes) - 6 + 1; in extract_rq_sizing_regs()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c221 rq_regs->rq_regs_l.min_meta_chunk_size, rq_regs->rq_regs_l.dpte_group_size, in dcn10_log_hubp_states()
224 rq_regs->rq_regs_c.meta_chunk_size, rq_regs->rq_regs_c.min_meta_chunk_size, in dcn10_log_hubp_states()