Searched refs:VTRN (Results 1 – 11 of 11) sorted by relevance
/minix/external/bsd/llvm/dist/llvm/test/MC/ARM/ |
H A D | neon-shuffle-encoding.s | 79 @ VTRN alternate size suffices
|
/minix/external/bsd/llvm/dist/llvm/test/CodeGen/ARM/ |
H A D | vuzp.ll | 27 ; VUZP.32 is equivalent to VTRN.32 for 64-bit vectors.
|
H A D | vzip.ll | 27 ; VZIP.32 is equivalent to VTRN.32 for 64-bit vectors.
|
H A D | vtrn.ll | 99 ; Undef shuffle indices should not prevent matching to VTRN:
|
/minix/external/bsd/llvm/dist/llvm/test/CodeGen/AArch64/ |
H A D | arm64-trn.ll | 108 ; Undef shuffle indices should not prevent matching to VTRN:
|
/minix/external/bsd/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.h | 162 VTRN, // transpose enumerator
|
H A D | ARMScheduleSwift.td | 1614 (instregex "VSWP", "VTRN", "VUZP", "VZIP")>;
|
H A D | ARMISelLowering.cpp | 1106 case ARMISD::VTRN: return "ARMISD::VTRN"; in getTargetNodeName() 5581 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in GeneratePerfectShuffle() 5697 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in LowerVECTOR_SHUFFLE() 5707 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in LowerVECTOR_SHUFFLE()
|
H A D | ARMISelDAGToDAG.cpp | 2758 case ARMISD::VTRN: { in Select()
|
H A D | ARMInstrNEON.td | 583 def NEONtrn : SDNode<"ARMISD::VTRN", SDTARMVSHUF2>; 2532 // 2-register shuffles (VTRN/VZIP/VUZP), both double- and quad-register. 5928 // VTRN : Vector Transpose
|
/minix/external/bsd/llvm/dist/clang/include/clang/Basic/ |
H A D | arm_neon.td | 786 def VTRN : WInst<"vtrn", "2dd", "csiUcUsUifPcPsQcQsQiQUcQUsQUiQfQPcQPs">;
|