Home
last modified time | relevance | path

Searched refs:res15 (Results 1 – 10 of 10) sorted by relevance

/minix/external/bsd/llvm/dist/llvm/test/CodeGen/R600/
H A Dllvm.SI.imageload.ll42 %res15 = call <4 x i32> @llvm.SI.imageload.(<4 x i32> %v15,
64 %t28 = extractelement <4 x i32> %res15, i32 0
65 %t29 = extractelement <4 x i32> %res15, i32 1
66 %t30 = extractelement <4 x i32> %res15, i32 2
67 %t31 = extractelement <4 x i32> %res15, i32 3
H A Dllvm.SI.resinfo.ll37 %res15 = call <4 x i32> @llvm.SI.resinfo(i32 %a15, <32 x i8> undef, i32 15)
81 %t28 = extractelement <4 x i32> %res15, i32 0
82 %t29 = extractelement <4 x i32> %res15, i32 1
83 %t30 = extractelement <4 x i32> %res15, i32 2
84 %t31 = extractelement <4 x i32> %res15, i32 3
H A Dllvm.SI.sampled.ll66 %res15 = call <4 x float> @llvm.SI.sampled.(<4 x i32> %v15,
112 %t28 = extractelement <4 x float> %res15, i32 0
113 %t29 = extractelement <4 x float> %res15, i32 1
114 %t30 = extractelement <4 x float> %res15, i32 2
115 %t31 = extractelement <4 x float> %res15, i32 3
H A Dllvm.SI.sample.ll66 %res15 = call <4 x float> @llvm.SI.sample.(<4 x i32> %v15,
112 %t28 = extractelement <4 x float> %res15, i32 0
113 %t29 = extractelement <4 x float> %res15, i32 1
114 %t30 = extractelement <4 x float> %res15, i32 2
115 %t31 = extractelement <4 x float> %res15, i32 3
H A Dllvm.AMDGPU.tex.ll36 %res15 = call <4 x float> @llvm.AMDGPU.tex(<4 x float> %res14, i32 0, i32 0, i32 15)
37 %res16 = call <4 x float> @llvm.AMDGPU.tex(<4 x float> %res15, i32 0, i32 0, i32 16)
H A Dfetch-limits.r700+.ll53 %res15 = call <4 x float> @llvm.AMDGPU.tex(<4 x float> %15, i32 0, i32 0, i32 1)
62 %h = fadd <4 x float> %res14, %res15
/minix/external/bsd/llvm/dist/clang/test/SemaOpenCL/
H A Dvec_step.cl31 …int res15 = vec_step(void(void)); // expected-error {{'vec_step' requires built-in scalar or vecto…
/minix/external/bsd/llvm/dist/llvm/test/Bitcode/
H A DmemInstructions.3.2.ll72 ; CHECK-NEXT: %res15 = load i8* %ptr1, align 1, {{[(!nontemporal !0, !invariant.load !1) | (!invari…
73 %res15 = load i8* %ptr1, align 1, !nontemporal !0, !invariant.load !1
128 ; CHECK-NEXT: %res15 = load atomic volatile i8* %ptr1 singlethread acquire, align 1
129 %res15 = load atomic volatile i8* %ptr1 singlethread acquire, align 1
287 ; CHECK-NEXT: %res15 = extractvalue { i32, i1 } [[TMP]], 0
288 %res15 = cmpxchg i32* %ptr, i32 %cmp, i32 %new singlethread acq_rel acquire
H A DmiscInstructions.3.2.ll153 ; CHECK-NEXT: %res15 = fcmp true float %x1, %x2
154 %res15 = fcmp true float %x1, %x2
/minix/sys/dev/pci/
H A Dmlyreg.h288 u_int8_t res15[62]; member
614 u_int8_t res15:1; /* N/A */ member