Searched refs:Const1 (Results 1 – 4 of 4) sorted by relevance
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 940 SDValue Const1; in performORCombine() local
943 Const1 = DAG.getConstant(SMPos0, DL, MVT::i32); in performORCombine()
2321 SDValue Const1 = DAG.getConstant(1, DL, MVT::i32); in lowerFCOPYSIGN32() local
2330 Const1); in lowerFCOPYSIGN32()
2334 Const1); in lowerFCOPYSIGN32()
2369 SDValue Const1 = DAG.getConstant(1, DL, MVT::i32); in lowerFCOPYSIGN64() local
2397 SDValue SllX = DAG.getNode(ISD::SHL, DL, TyX, X, Const1); in lowerFCOPYSIGN64()
2424 SDValue Res, Const1 = DAG.getConstant(1, DL, MVT::i32); in lowerFABS32() local
2431 Op.getOperand(0), Const1); in lowerFABS32()
2442 Res = DAG.getNode(ISD::SRL, DL, MVT::i32, SllX, Const1); in lowerFABS32()
[all …]
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 2759 SDValue Const1 = DAG.getConstant(1, DL, MVT::i64); in lowerEXTRACT_VECTOR_ELT() local
2760 SDValue HalfIdx = DAG.getNode(ISD::SRL, DL, MVT::i64, {Idx, Const1}); in lowerEXTRACT_VECTOR_ELT()
2763 SDValue AndIdx = DAG.getNode(ISD::AND, DL, MVT::i64, {Idx, Const1}); in lowerEXTRACT_VECTOR_ELT()
2764 SDValue Shift = DAG.getNode(ISD::XOR, DL, MVT::i64, {AndIdx, Const1}); in lowerEXTRACT_VECTOR_ELT()
2817 SDValue Const1 = DAG.getConstant(1, DL, MVT::i64); in lowerINSERT_VECTOR_ELT() local
2818 SDValue HalfIdx = DAG.getNode(ISD::SRL, DL, MVT::i64, {Idx, Const1}); in lowerINSERT_VECTOR_ELT()
2821 SDValue AndIdx = DAG.getNode(ISD::AND, DL, MVT::i64, {Idx, Const1}); in lowerINSERT_VECTOR_ELT()
2822 SDValue Shift = DAG.getNode(ISD::XOR, DL, MVT::i64, {AndIdx, Const1}); in lowerINSERT_VECTOR_ELT()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 7879 bool Const1 = isa<ConstantInt>(Op1) || isa<ConstantFP>(Op1) || in optimizeInst() local
7881 if (Const0 || Const1) { in optimizeInst()
7882 if (!Const0 || !Const1) { in optimizeInst()
|
| /netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 1964 auto Const1 = B.buildConstant(S32, ExpBits); in extractF64Exponent() local
1969 .addUse(Const1.getReg(0)); in extractF64Exponent()
|