Home
last modified time | relevance | path

Searched refs:EIP (Results 1 – 25 of 27) sorted by relevance

12

/netbsd/external/cddl/osnet/dev/dtrace/x86/
H A Dregset.h130 #define EIP 14 macro
151 #define EIP 13
167 #define REG_PC EIP
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/Support/Solaris/sys/
H A Dregset.h32 #undef EIP
/netbsd/external/cddl/osnet/dev/dtrace/i386/
H A Ddtrace_isa.c175 pc = dtrace_fuword32(&gregs[EIP]); in dtrace_getustack_common()
399 pc = dtrace_fuword32(&gregs[EIP]); in dtrace_getufpstack()
/netbsd/external/cddl/osnet/dist/lib/libdtrace/i386/
H A Dregs.sed.in58 SED_REPLACE(EIP)
H A Dregs.d.in59 inline int R_EIP = @EIP@;
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86RegisterInfo.cpp47 : X86GenRegisterInfo((TT.isArch64Bit() ? X86::RIP : X86::EIP), in X86RegisterInfo()
50 (TT.isArch64Bit() ? X86::RIP : X86::EIP)) { in X86RegisterInfo()
633 for (auto Reg : {X86::EFLAGS, X86::RIP, X86::EIP, X86::IP}) in adjustStackMapLiveOutMask()
H A DX86RegisterInfo.td151 def EIP : X86Reg<"eip", 0, [IP, HIP]>, DwarfRegNum<[-2, 8, 8]>;
188 def RIP : X86Reg<"rip", 0, [EIP]>, DwarfRegNum<[16, -2, -2]>;
/netbsd/external/gpl3/gcc.old/dist/libgcc/config/i386/
H A Dsol2-unwind.h198 fs->regs.reg[8].loc.offset = (long)&mctx->gregs[EIP] - new_cfa; in x86_fallback_frame_state()
/netbsd/external/gpl3/gcc/dist/libgcc/config/i386/
H A Dsol2-unwind.h198 fs->regs.reg[8].loc.offset = (long)&mctx->gregs[EIP] - new_cfa; in x86_fallback_frame_state()
/netbsd/external/gpl3/gdb/dist/gdb/nat/
H A Dlinux-ptrace.c226 pc = (gdb_byte *) (uintptr_t) regs[EIP]; in linux_ptrace_test_ret_to_nx()
/netbsd/external/gpl3/gdb.old/dist/gdb/nat/
H A Dlinux-ptrace.c226 pc = (gdb_byte *) (uintptr_t) regs[EIP]; in linux_ptrace_test_ret_to_nx()
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/
H A DX86WinCOFFTargetStreamer.cpp303 case X86::EIP: OS << "$eip"; break; in printFPOReg()
H A DX86MCTargetDesc.cpp310 : X86::EIP; // Should have dwarf #8. in createX86MCRegisterInfo()
358 unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP; in createX86MCAsmInfo()
H A DX86MCCodeEmitter.cpp191 if (BaseReg.getReg() == X86::EIP) { in is32BitMemOperand()
393 BaseReg == X86::EIP) { // [disp32+rIP] in X86-64 mode in emitMemModRMByte()
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/AsmParser/
H A DX86Operand.h320 return isMem() && Mem.BaseReg != X86::RIP && Mem.BaseReg != X86::EIP; in isSibMem()
H A DX86AsmParser.cpp1282 !(BaseReg == X86::RIP || BaseReg == X86::EIP || in CheckBaseRegAndIndexRegAndScale()
1302 if (((BaseReg == X86::RIP || BaseReg == X86::EIP) && IndexReg != 0) || in CheckBaseRegAndIndexRegAndScale()
1303 IndexReg == X86::EIP || IndexReg == X86::RIP || in CheckBaseRegAndIndexRegAndScale()
1355 (BaseReg == X86::RIP || BaseReg == X86::EIP)) { in CheckBaseRegAndIndexRegAndScale()
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/DebugInfo/CodeView/
H A DCodeViewRegisters.def84 CV_REGISTER(EIP, 33)
/netbsd/external/gpl3/gdb/dist/opcodes/
H A Di386-reg.tbl296 // for addressing. This saves creating one extra type for RIP/EIP.
/netbsd/external/apache2/llvm/dist/llvm/docs/TableGen/
H A Dindex.rst68 ECX, EDI, EDX, EFLAGS, EIP, ESI, ESP, FP0, FP1, FP2, FP3, FP4, FP5, FP6, IP,
/netbsd/external/gpl3/binutils.old/dist/opcodes/
H A Di386-reg.tbl287 // for addressing. This saves creating one extra type for RIP/EIP.
/netbsd/external/gpl3/binutils/dist/opcodes/
H A Di386-reg.tbl294 // for addressing. This saves creating one extra type for RIP/EIP.
/netbsd/external/gpl3/gdb.old/dist/opcodes/
H A Di386-reg.tbl296 // for addressing. This saves creating one extra type for RIP/EIP.
/netbsd/external/gpl3/gdb/dist/gdbserver/
H A Dlinux-x86-low.cc262 EIP * 4, EFL * 4, CS * 4, SS * 4,
/netbsd/external/gpl3/gdb.old/dist/gdbserver/
H A Dlinux-x86-low.cc262 EIP * 4, EFL * 4, CS * 4, SS * 4,
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/Disassembler/
H A DX86Disassembler.cpp2114 baseReg = MCOperand::createReg(insn.addressSize == 4 ? X86::EIP : in translateRMMemory()

12