Home
last modified time | relevance | path

Searched refs:FW_BLC_SELF (Results 1 – 6 of 6) sorted by relevance

/netbsd/sys/dev/pci/igma/
H A Digmafb.c517 fwbcl = co->read_reg(cd, FW_BLC_SELF); in igmafb_planestart_quirk()
518 co->write_reg(cd, FW_BLC_SELF, fwbcl & ~FW_BLC_SELF_EN); in igmafb_planestart_quirk()
530 co->write_reg(cd, FW_BLC_SELF, fwbcl); in igmafb_planestart_quirk()
/netbsd/sys/dev/pci/
H A Digmareg.h118 #define FW_BLC_SELF (0x20e0) macro
/netbsd/sys/external/bsd/drm/dist/shared-core/
H A Di915_reg.h236 #define FW_BLC_SELF 0x020e0 /* 915+ only */ macro
/netbsd/sys/external/bsd/drm2/dist/drm/i915/
H A Dintel_pm.c361 was_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; in _intel_set_memory_cxsr()
362 I915_WRITE(FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0); in _intel_set_memory_cxsr()
363 POSTING_READ(FW_BLC_SELF); in _intel_set_memory_cxsr()
374 was_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; in _intel_set_memory_cxsr()
377 I915_WRITE(FW_BLC_SELF, val); in _intel_set_memory_cxsr()
378 POSTING_READ(FW_BLC_SELF); in _intel_set_memory_cxsr()
2423 I915_WRITE(FW_BLC_SELF, in i9xx_update_wm()
2426 I915_WRITE(FW_BLC_SELF, srwm & 0x3f); in i9xx_update_wm()
5916 wm->cxsr = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; in g4x_wm_get_hw_state()
H A Di915_debugfs.c1358 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; in i915_sr_status()
H A Di915_reg.h2858 #define FW_BLC_SELF _MMIO(0x20e0) /* 915+ only */ macro