Searched refs:LAR (Results 1 – 14 of 14) sorted by relevance
/netbsd/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/ |
H A D | LoopPassManager.cpp | 204 LoopStandardAnalysisResults LAR = {AM.getResult<AAManager>(F), in run() local 241 PI.pushBeforeNonSkippedPassCallback([&LAR, &LI](StringRef PassID, Any IR) { in run() 252 assert(L->isRecursivelyLCSSAForm(LAR.DT, LI) && in run() 279 PassPA = Pass->run(*L, LAM, LAR, Updater); in run() 293 LAR.DT.verify(); in run() 295 LAR.LI.verify(LAR.DT); in run() 296 if (LAR.MSSA && VerifyMemorySSA) in run() 297 LAR.MSSA->verifyMemorySSA(); in run()
|
H A D | LoopVersioningLICM.cpp | 667 LoopStandardAnalysisResults &LAR, in run() argument 669 AliasAnalysis *AA = &LAR.AA; in run() 670 ScalarEvolution *SE = &LAR.SE; in run() 671 DominatorTree *DT = &LAR.DT; in run() 672 LoopInfo *LI = &LAR.LI; in run() 677 return AM.getResult<LoopAccessAnalysis>(*L, LAR); in run()
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/Transforms/Scalar/ |
H A D | LoopVersioningLICM.h | 20 LoopStandardAnalysisResults &LAR, LPMUpdater &U);
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
H A D | LoopVectorizationLegality.cpp | 865 const OptimizationRemarkAnalysis *LAR = LAI->getReport(); in canVectorizeMemory() local 866 if (LAR) { in canVectorizeMemory() 869 "loop not vectorized: ", *LAR); in canVectorizeMemory()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Analysis/ |
H A D | ScalarEvolution.cpp | 10519 const auto *LAR = cast<SCEVAddRecExpr>(Less); in computeConstantDifference() local 10522 if (LAR->getLoop() != MAR->getLoop()) in computeConstantDifference() 10527 if (!LAR->isAffine() || !MAR->isAffine()) in computeConstantDifference() 10533 Less = LAR->getStart(); in computeConstantDifference() 10844 const SCEVAddRecExpr *LAR = dyn_cast<SCEVAddRecExpr>(LHS); in IsKnownPredicateViaAddRecStart() local 10845 if (!LAR) in IsKnownPredicateViaAddRecStart() 10850 if (LAR->getLoop() != RAR->getLoop()) in IsKnownPredicateViaAddRecStart() 10852 if (!LAR->isAffine() || !RAR->isAffine()) in IsKnownPredicateViaAddRecStart() 10855 if (LAR->getStepRecurrence(SE) != RAR->getStepRecurrence(SE)) in IsKnownPredicateViaAddRecStart() 10860 if (!LAR->getNoWrapFlags(NW) || !RAR->getNoWrapFlags(NW)) in IsKnownPredicateViaAddRecStart() [all …]
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86SchedBroadwell.td | 1254 def: InstRW<[BWWriteResGroup113], (instregex "LAR(16|32|64)rm", 1349 def: InstRW<[BWWriteResGroup144], (instregex "LAR(16|32|64)rr")>;
|
H A D | X86SchedSkylakeClient.td | 905 def: InstRW<[SKLWriteResGroup57], (instregex "LAR(16|32|64)rr")>; 1312 def: InstRW<[SKLWriteResGroup131], (instregex "LAR(16|32|64)rm",
|
H A D | X86SchedHaswell.td | 1437 def: InstRW<[HWWriteResGroup83], (instregex "LAR(16|32|64)rr")>; 1444 def: InstRW<[HWWriteResGroup87], (instregex "LAR(16|32|64)rm",
|
H A D | X86SchedSkylakeServer.td | 1025 def: InstRW<[SKXWriteResGroup57], (instregex "LAR(16|32|64)rr")>; 1755 def: InstRW<[SKXWriteResGroup146], (instregex "LAR(16|32|64)rm",
|
H A D | X86ScheduleBdVer2.td | 313 def : InstRW<[PdWriteLARrr], (instregex "LAR(16|32|64)rr",
|
/netbsd/external/gpl3/gdb/dist/gas/testsuite/gas/i386/ |
H A D | x86-64-opcode.s | 388 # LAR
|
/netbsd/external/gpl3/gdb.old/dist/gas/testsuite/gas/i386/ |
H A D | x86-64-opcode.s | 388 # LAR
|
/netbsd/share/misc/ |
H A D | acronyms.comp | 863 LAR load access rights
|
H A D | airport | 4095 LAR:Laramie Regional Airport, WY, USA
|