Home
last modified time | relevance | path

Searched refs:SuccPred (Results 1 – 2 of 2) sorted by relevance

/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DMachineBlockPlacement.cpp837 if (SuccPred == Succ || SuccPred == BB in isProfitableToTailDup()
838 || BlockToChain[SuccPred] == &Chain in isProfitableToTailDup()
841 auto Freq = MBFI->getBlockFreq(SuccPred) in isProfitableToTailDup()
842 * MBPI->getEdgeProbability(SuccPred, Succ); in isProfitableToTailDup()
948 for (auto SuccPred : Succ->predecessors()) { in isTrellis() local
950 if (Successors.count(SuccPred)) { in isTrellis()
958 if (SuccPred == BB || (BlockFilter && !BlockFilter->count(SuccPred)) || in isTrellis()
963 if (!SeenPreds.insert(SuccPred).second) in isTrellis()
965 if (!hasSameSuccessors(*SuccPred, Successors)) in isTrellis()
1049 if (SuccPred != BB) in getBestTrellisSuccessor()
[all …]
/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGRRList.cpp2852 for (const SDep &SuccPred : SuccSU->Preds) { in canClobberReachingPhysRegUse() local
2853 if (!SuccPred.isAssignedRegDep()) in canClobberReachingPhysRegUse()
2857 MachineOperand::clobbersPhysReg(RegMask, SuccPred.getReg()) && in canClobberReachingPhysRegUse()
2858 scheduleDAG->IsReachable(DepSU, SuccPred.getSUnit())) in canClobberReachingPhysRegUse()
2866 if (TRI->regsOverlap(*ImpDef, SuccPred.getReg()) && in canClobberReachingPhysRegUse()
2867 scheduleDAG->IsReachable(DepSU, SuccPred.getSUnit())) in canClobberReachingPhysRegUse()