/netbsd/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
H A D | VEISelLowering.h | 182 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | VEISelLowering.cpp | 824 bool VETargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in VETargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.h | 175 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | AMDGPUISelLowering.cpp | 707 bool AMDGPUTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in AMDGPUTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.h | 292 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | RISCVISelLowering.cpp | 942 bool RISCVTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in RISCVTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
H A D | SystemZISelLowering.h | 430 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | SystemZISelLowering.cpp | 827 bool SystemZTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in SystemZTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
H A D | MipsISelLowering.h | 664 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | MipsISelLowering.cpp | 4293 bool MipsTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in MipsTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.h | 296 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | HexagonISelLowering.cpp | 3364 bool HexagonTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in HexagonTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.h | 588 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | ARMFastISel.cpp | 421 if (TLI.isFPImmLegal(Val, VT)) { in ARMMaterializeFP()
|
H A D | ARMISelLowering.cpp | 6801 if (isFPImmLegal(FPVal, VT)) in LowerConstantFP() 19002 bool ARMTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in ARMTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.h | 1077 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | PPCISelLowering.cpp | 16415 bool PPCTargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in PPCTargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.h | 1249 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | X86ISelLowering.cpp | 5227 bool X86TargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in X86TargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 541 bool isFPImmLegal(const APFloat &Imm, EVT VT,
|
H A D | AArch64ISelLowering.cpp | 7625 bool AArch64TargetLowering::isFPImmLegal(const APFloat &Imm, EVT VT, in isFPImmLegal() function in AArch64TargetLowering
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | TargetLowering.h | 1011 virtual bool isFPImmLegal(const APFloat & /*Imm*/, EVT /*VT*/,
|
/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | TargetLowering.cpp | 6027 isFPImmLegal(neg(cast<ConstantFPSDNode>(Op)->getValueAPF()), VT, in getNegatedExpression() 6056 isFPImmLegal(neg(cast<ConstantFPSDNode>(N)->getValueAPF()), VT, in getNegatedExpression()
|
H A D | DAGCombiner.cpp | 13939 (N1.hasOneUse() && !TLI.isFPImmLegal(N1CFP->getValueAPF(), VT, in visitFMA() 14095 TLI.isFPImmLegal(Recip, VT, ForCodeSize))) in visitFDIV() 22250 TLI.isFPImmLegal(TV->getValueAPF(), TV->getValueType(0), ForCodeSize) || in convertSelectOfFPConstantsToLoadOffset() 22251 TLI.isFPImmLegal(FV->getValueAPF(), FV->getValueType(0), ForCodeSize)) in convertSelectOfFPConstantsToLoadOffset()
|
H A D | LegalizeDAG.cpp | 3219 if (!TLI.isFPImmLegal(CFP->getValueAPF(), Node->getValueType(0), in ExpandNode()
|