/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64TargetTransformInfo.cpp | 803 { ISD::FP_TO_SINT, MVT::nxv2i64, MVT::nxv2f16, 1 }, in getCastInstrCost() 804 { ISD::FP_TO_SINT, MVT::nxv2i32, MVT::nxv2f16, 1 }, in getCastInstrCost() 805 { ISD::FP_TO_SINT, MVT::nxv2i16, MVT::nxv2f16, 1 }, in getCastInstrCost() 806 { ISD::FP_TO_SINT, MVT::nxv2i8, MVT::nxv2f16, 1 }, in getCastInstrCost() 807 { ISD::FP_TO_UINT, MVT::nxv2i64, MVT::nxv2f16, 1 }, in getCastInstrCost() 813 { ISD::FP_ROUND, MVT::nxv2f16, MVT::nxv2f32, 1 }, in getCastInstrCost() 818 { ISD::FP_ROUND, MVT::nxv2f16, MVT::nxv2f64, 1 }, in getCastInstrCost() 828 { ISD::FP_EXTEND, MVT::nxv2f32, MVT::nxv2f16, 1}, in getCastInstrCost() 833 { ISD::FP_EXTEND, MVT::nxv2f64, MVT::nxv2f16, 1}, in getCastInstrCost() 1701 { TTI::SK_Broadcast, MVT::nxv2f16, 1 }, in getShuffleCost() [all …]
|
H A D | AArch64SVEInstrInfo.td | 513 defm : fma<nxv2f16, nxv2i1, "H">; 557 def : Pat<(nxv2f16 (AArch64dup (f16 FPR16:$src))), 601 def : Pat<(nxv2f16 (AArch64dup fpimm16:$imm8)), 1216 def : Pat<(nxv4f16 (concat_vectors nxv2f16:$v1, nxv2f16:$v2)), 1464 …def : Pat<(nxv2f16 (AArch64fcvtr_mt (nxv2i1 PPR:$Pg), (nxv2f32 ZPR:$Zs), (i64 timm0_1), (nxv2f16 Z… 1468 def : Pat<(nxv2f16 (AArch64scvtf_mt (nxv2i1 PPR:$Pg), 1476 def : Pat<(nxv2f16 (AArch64scvtf_mt (nxv2i1 PPR:$Pg), 1489 def : Pat<(nxv2f16 (AArch64ucvtf_mt (nxv2i1 PPR:$Pg), 1494 def : Pat<(nxv2f16 (AArch64ucvtf_mt (nxv2i1 PPR:$Pg), 2206 def : Pat<(nxv2f16 (vector_insert (nxv2f16 (undef)), (f16 FPR16:$src), 0)), [all …]
|
H A D | AArch64CallingConvention.td | 78 CCIfType<[nxv16i8, nxv8i16, nxv4i32, nxv2i64, nxv2f16, nxv4f16, nxv8f16, 81 CCIfType<[nxv16i8, nxv8i16, nxv4i32, nxv2i64, nxv2f16, nxv4f16, nxv8f16, 162 CCIfType<[nxv16i8, nxv8i16, nxv4i32, nxv2i64, nxv2f16, nxv4f16, nxv8f16,
|
H A D | SVEInstrFormats.td | 1061 …def : Pat<(nxv2f16 (AArch64dup (f16 (vector_extract (nxv2f16 ZPR:$vec), sve_elm_idx_extdup_d:$inde… 1445 def : SVE_3_Op_Pat<nxv2f16, op, nxv2i1, nxv2f16, nxv2f16, !cast<Instruction>(NAME # _D)>; 2360 def : SVE_2_Op_Pat<nxv2f16, op, nxv2f16, nxv2f16, !cast<Instruction>(NAME # _D)>; 2403 defvar packedvt1 = !cond(!eq(!cast<string>(vt1), "nxv2f16"): nxv8f16, 2409 defvar packedvt3 = !cond(!eq(!cast<string>(vt3), "nxv2f16"): nxv8f16, 2428 defvar packedvt1 = !cond(!eq(!cast<string>(vt1), "nxv2f16"): nxv8f16, 2445 def : SVE_1_Op_Passthru_Pat<nxv2f16, op, nxv2i1, nxv2f16, !cast<Instruction>(NAME # _H)>; 3918 def : SVE_1_Op_Passthru_Pat<nxv2f16, op, nxv2i1, nxv2f16, !cast<Instruction>(NAME # _H)>; 4658 def : SVE_2_Op_Pat<nxv2f16, op, nxv2i1, nxv2f16, !cast<Instruction>(NAME # _H)>; 4697 def : SVE_3_Op_Pat<nxv2f16, op, nxv2i1, nxv2f16, nxv2f16, !cast<Instruction>(NAME # _H)>; [all …]
|
H A D | AArch64RegisterInfo.td | 910 nxv2f16, nxv4f16, nxv8f16,
|
H A D | AArch64ISelLowering.cpp | 294 addRegisterClass(MVT::nxv2f16, &AArch64::ZPRRegClass); in AArch64TargetLowering() 334 { MVT::nxv2f16, MVT::nxv4f16, MVT::nxv8f16, MVT::nxv2f32, MVT::nxv4f32, in AArch64TargetLowering() 1215 for (auto VT : {MVT::nxv2f16, MVT::nxv4f16, MVT::nxv8f16, MVT::nxv2f32, in AArch64TargetLowering()
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/Support/ |
H A D | MachineValueType.h | 216 nxv2f16 = 143, // n x 2 x f16 enumerator 603 case nxv2f16: in getVectorElementType() 784 case nxv2f16: in getVectorMinNumElements() 879 case nxv2f16: in getSizeInBits() 1300 if (NumElements == 2) return MVT::nxv2f16; in getScalableVectorVT()
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVRegisterInfo.td | 286 // half N/A nxv1f16 nxv2f16 nxv4f16 nxv8f16 nxv16f16 nxv32f16 316 defvar vfloat16mf2_t = nxv2f16;
|
H A D | RISCVISelLowering.cpp | 103 MVT::nxv1f16, MVT::nxv2f16, MVT::nxv4f16, in RISCVTargetLowering()
|
/netbsd/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | ValueTypes.td | 180 def nxv2f16 : ValueType<32, 143>; // n x 2 x f16 vector value
|
/netbsd/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | ValueTypes.cpp | 458 case MVT::nxv2f16: in getTypeForEVT()
|
/netbsd/external/apache2/llvm/dist/llvm/utils/TableGen/ |
H A D | CodeGenTarget.cpp | 207 case MVT::nxv2f16: return "MVT::nxv2f16"; in getEnumName()
|