/netbsd/external/gpl3/gcc/dist/libhsail-rt/rt/ |
H A D | bitstring.c | 121 BITREV (uint32_t, src0); in __hsail_bitrev_u32() 127 BITREV (uint64_t, src0); in __hsail_bitrev_u64() 133 return (src1 & src0) | (src2 & ~src0); in __hsail_bitselect_u32() 139 return (src1 & src0) | (src2 & ~src0); in __hsail_bitselect_u64() 149 if (src0 == 0) in __hsail_firstbit_u32() 151 return __builtin_clz (src0); in __hsail_firstbit_u32() 157 uint32_t converted = src0 >= 0 ? src0 : ~src0; in __hsail_firstbit_s32() 164 if (src0 == 0) in __hsail_firstbit_u64() 172 uint64_t converted = src0 >= 0 ? src0 : ~src0; in __hsail_firstbit_s64() 179 if (src0 == 0) in __hsail_lastbit_u32() [all …]
|
/netbsd/external/gpl3/gcc.old/dist/libhsail-rt/rt/ |
H A D | bitstring.c | 121 BITREV (uint32_t, src0); in __hsail_bitrev_u32() 127 BITREV (uint64_t, src0); in __hsail_bitrev_u64() 133 return (src1 & src0) | (src2 & ~src0); in __hsail_bitselect_u32() 139 return (src1 & src0) | (src2 & ~src0); in __hsail_bitselect_u64() 149 if (src0 == 0) in __hsail_firstbit_u32() 151 return __builtin_clz (src0); in __hsail_firstbit_u32() 157 uint32_t converted = src0 >= 0 ? src0 : ~src0; in __hsail_firstbit_s32() 164 if (src0 == 0) in __hsail_firstbit_u64() 172 uint64_t converted = src0 >= 0 ? src0 : ~src0; in __hsail_firstbit_s64() 179 if (src0 == 0) in __hsail_lastbit_u32() [all …]
|
/netbsd/external/apache2/llvm/dist/clang/lib/Headers/ |
H A D | amxintrin.h | 152 __builtin_ia32_tdpbssd((dst), (src0), (src1)) 171 __builtin_ia32_tdpbsud((dst), (src0), (src1)) 190 __builtin_ia32_tdpbusd((dst), (src0), (src1)) 209 __builtin_ia32_tdpbuud((dst), (src0), (src1)) 227 __builtin_ia32_tdpbf16ps((dst), (src0), (src1)) 333 dst->tile = _tile_dpbssd_internal(src0.row, src1.col, src0.col, dst->tile, in __tile_dpbssd() 334 src0.tile, src1.tile); in __tile_dpbssd() 356 dst->tile = _tile_dpbsud_internal(src0.row, src1.col, src0.col, dst->tile, in __tile_dpbsud() 379 dst->tile = _tile_dpbusd_internal(src0.row, src1.col, src0.col, dst->tile, in __tile_dpbusd() 402 dst->tile = _tile_dpbuud_internal(src0.row, src1.col, src0.col, dst->tile, in __tile_dpbuud() [all …]
|
/netbsd/external/apache2/llvm/dist/llvm/docs/AMDGPU/ |
H A D | AMDGPUAsmGFX7.rst | 1157 …v_cmp_eq_f32 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1158 …v_cmp_eq_f64 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1159 …v_cmp_eq_i32 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1160 …v_cmp_eq_i64 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1161 …v_cmp_eq_u32 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1162 …v_cmp_eq_u64 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1163 …v_cmp_f_f32 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1164 …v_cmp_f_f64 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1165 …v_cmp_f_i32 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… 1166 …v_cmp_f_i64 :ref:`vcc<amdgpu_synid7_vcc_64>`, :ref:`src0<amdgpu_synid7_src… [all …]
|
H A D | AMDGPUAsmGFX90a.rst | 974 …v_add_f16 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 977 …v_add_f32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 983 …v_add_u32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 989 …v_and_b32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 1009 …v_fmac_f32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 1028 …v_mac_f16 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 1030 …v_mac_f32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 1036 …v_max_f16 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 1039 …v_max_f32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… 1045 …v_max_i32 :ref:`vdst<amdgpu_synid_gfx90a_vdst_14>`, :ref:`src0<amdgpu_synid_gfx9… [all …]
|
H A D | AMDGPUAsmGFX9.rst | 1063 …v_add_f16 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1066 …v_add_f32 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1069 …v_add_u16 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_1>`… 1072 …v_add_u32 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1078 …v_and_b32 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1105 …v_mac_f16 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1107 …v_mac_f32 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1113 …v_max_f16 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1116 …v_max_f32 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_0>`… 1119 …v_max_i16 :ref:`vdst<amdgpu_synid9_vdst32_0>`, :ref:`src0<amdgpu_synid9_src32_1>`… [all …]
|
H A D | AMDGPUAsmGFX10.rst | 2051 …v_cmpx_eq_f16 :ref:`src0<amdgpu_synid10_src32_2>`, :ref:`vsrc1<amdg… 2052 …v_cmpx_eq_f32 :ref:`src0<amdgpu_synid10_src32_2>`, :ref:`vsrc1<amdg… 2053 …v_cmpx_eq_f64 :ref:`src0<amdgpu_synid10_src64_0>`, :ref:`vsrc1<amdg… 2054 …v_cmpx_eq_i16 :ref:`src0<amdgpu_synid10_src32_3>`, :ref:`vsrc1<amdg… 2055 …v_cmpx_eq_i32 :ref:`src0<amdgpu_synid10_src32_2>`, :ref:`vsrc1<amdg… 2056 …v_cmpx_eq_i64 :ref:`src0<amdgpu_synid10_src64_0>`, :ref:`vsrc1<amdg… 2057 …v_cmpx_eq_u16 :ref:`src0<amdgpu_synid10_src32_3>`, :ref:`vsrc1<amdg… 2058 …v_cmpx_eq_u32 :ref:`src0<amdgpu_synid10_src32_2>`, :ref:`vsrc1<amdg… 2059 …v_cmpx_eq_u64 :ref:`src0<amdgpu_synid10_src64_0>`, :ref:`vsrc1<amdg… 2060 …v_cmpx_f_f16 :ref:`src0<amdgpu_synid10_src32_2>`, :ref:`vsrc1<amdg… [all …]
|
H A D | AMDGPUAsmGFX8.rst | 876 …v_add_f16 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 879 …v_add_f32 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 882 …v_add_u16 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_1>`… 891 …v_and_b32 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 918 …v_mac_f16 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 921 …v_mac_f32 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 928 …v_max_f16 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 931 …v_max_f32 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… 934 …v_max_i16 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_1>`… 937 …v_max_i32 :ref:`vdst<amdgpu_synid8_vdst32_0>`, :ref:`src0<amdgpu_synid8_src32_0>`… [all …]
|
H A D | AMDGPUAsmGFX906.rst | 43 …v_fmac_f32 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 45 …v_xnor_b32 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 47 …v_xnor_b32_sdwa :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 56 …v_fmac_f32_e64 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 57 …v_xnor_b32_e64 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 67 …v_dot2_i32_i16 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 68 …v_dot2_u32_u16 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 69 …v_dot4_i32_i8 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 70 …v_dot4_u32_u8 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… 71 …v_dot8_i32_i4 :ref:`vdst<amdgpu_synid906_vdst32_0>`, :ref:`src0<amdgpu_synid9… [all …]
|
/netbsd/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUInstrInfo.td | 189 // out = (src0 + src1 > 0xFFFFFFFF) ? 1 : 0 192 // out = (src1 > src0) ? 1 : 0 253 // src0: vec4(src, 0, 0, mask) 322 // i32 or f32 src0 388 [(int_amdgcn_ldexp node:$src0, node:$src1), 389 (AMDGPUldexp_impl node:$src0, node:$src1)]>; 392 [(int_amdgcn_class node:$src0, node:$src1), 393 (AMDGPUfp_class_impl node:$src0, node:$src1)]>; 416 [(int_amdgcn_cvt_pkrtz node:$src0, node:$src1), 440 [(int_amdgcn_mul_u24 node:$src0, node:$src1), [all …]
|
H A D | SIInstructions.td | 59 let DisableEncoding = "$src0", Constraints = "$src0 = $vdst" in { 69 } // End DisableEncoding = "$src0", Constraints = "$src0 = $vdst" 1599 (i32 (sext i1:$src0)), 1605 (i32 (ext i1:$src0)), 1899 (S_NOT_B64 $src0) 1904 (S_NOT_B64 $src0) 1938 (S_NOT_B32 $src0) 1943 (S_NOT_B32 $src0) 2244 (COPY $src0) 2292 (COPY $src0) [all …]
|
H A D | AMDGPUInstructions.td | 161 (ops node:$src0), 162 (op $src0), 171 (ops node:$src0, node:$src1), 172 (op $src0, $src1), 181 (op $src0, $src1, $src2), 190 (op $src0, $src1), 242 (ops node:$src0), (srl_oneuse node:$src0, (i32 16)) 247 (ops node:$src0), (i16 (trunc (i32 (srl_16 node:$src0)))) 611 (dt rc:$src0) 624 (BIT_ALIGN $src0, $src0, $src1) [all …]
|
H A D | SOPInstructions.td | 73 bits<8> src0; 97 "$src0", pattern> { 114 "$src0", pattern> { 152 opName, (outs), (ins rc:$src0), "$src0", pattern> { 381 bits<8> src0; 413 (ops node:$src0), 414 (Op $src0), 426 (Op $src0, $src1), 625 "$src0, $src1" 639 "$src0, $src1" [all …]
|
H A D | EvergreenInstructions.td | 495 (fcopysign f32:$src0, f32:$src1), 500 (fcopysign f32:$src0, f64:$src1), 506 (fcopysign f64:$src0, f64:$src1), 508 (i32 (EXTRACT_SUBREG $src0, sub0)), sub0, 515 (fcopysign f64:$src0, f32:$src1), 517 (i32 (EXTRACT_SUBREG $src0, sub0)), sub0, 536 (fshr i32:$src0, i32:$src1, i32:$src2), 537 (BIT_ALIGN_INT_eg $src0, $src1, $src2) 591 let src0 = 0; 804 def : EGOrCaymanPat<(fp_to_sint f32:$src0), (FLT_TO_INT_eg (TRUNC $src0))>; [all …]
|
H A D | R600Instructions.td | 447 (ins i32imm:$src0), 448 "INTERP_LOAD $src0 : $dst">; 695 (ins rc:$src0), 696 "FABS $dst, $src0", 702 (ins rc:$src0), 703 "FNEG $dst, $src0", 1091 (ins R600_Reg128:$src0), 1092 "CUBE $dst $src0", 1229 (fdiv f32:$src0, f32:$src1), 1731 (cnd $src0, $src1, $src2) [all …]
|
H A D | VOP2Instructions.td | 15 bits<9> src0; 27 bits<9> src0; 587 (Inst $src0, $src1), 588 (Inst $src1, $src0) 596 (Inst $src0, $src1, 0), 597 (Inst $src1, $src0, 0) 793 (inst $src0, $src1), sub0, 807 (and vt:$src0, vt:$src1), 812 (or vt:$src0, vt:$src1), 817 (xor vt:$src0, vt:$src1), [all …]
|
/netbsd/external/gpl3/gdb/dist/sim/bfin/ |
H A D | bfin-sim.c | 4278 src0 + 1, src0, src1 + 1, src1, opts[HL + (aop << 1)], in decode_dsp32alu_0() 4281 if ((src1 != 0 && src1 != 2) || (src0 != 0 && src0 != 2)) in decode_dsp32alu_0() 4403 src0 + 1, src0, src1 + 1, src1, HL ? "HI" : "LO", in decode_dsp32alu_0() 4571 dst0, dst0, src0, src1, src0, src1); in decode_dsp32alu_0() 4782 dst1, src0, src1, dst0, src0, src1, amod1 (s, x)); in decode_dsp32alu_0() 4907 src0 + 1, src0, src1 + 1, src1, opts[s + (aop << 1)]); in decode_dsp32alu_0() 4941 src0 + 1, src0, src1 + 1, src1, s ? " (R)" : ""); in decode_dsp32alu_0() 4979 src0 + 1, src0, src1 + 1, src1, s ? " (R)" : ""); in decode_dsp32alu_0() 5118 dst1, dst0, src0 + 1, src0, s ? " (R)" : ""); in decode_dsp32alu_0() 5128 hi = src0, lo = src0 + 1; in decode_dsp32alu_0() [all …]
|
/netbsd/external/gpl3/gdb.old/dist/sim/bfin/ |
H A D | bfin-sim.c | 4278 src0 + 1, src0, src1 + 1, src1, opts[HL + (aop << 1)], in decode_dsp32alu_0() 4281 if ((src1 != 0 && src1 != 2) || (src0 != 0 && src0 != 2)) in decode_dsp32alu_0() 4403 src0 + 1, src0, src1 + 1, src1, HL ? "HI" : "LO", in decode_dsp32alu_0() 4571 dst0, dst0, src0, src1, src0, src1); in decode_dsp32alu_0() 4782 dst1, src0, src1, dst0, src0, src1, amod1 (s, x)); in decode_dsp32alu_0() 4907 src0 + 1, src0, src1 + 1, src1, opts[s + (aop << 1)]); in decode_dsp32alu_0() 4941 src0 + 1, src0, src1 + 1, src1, s ? " (R)" : ""); in decode_dsp32alu_0() 4979 src0 + 1, src0, src1 + 1, src1, s ? " (R)" : ""); in decode_dsp32alu_0() 5118 dst1, dst0, src0 + 1, src0, s ? " (R)" : ""); in decode_dsp32alu_0() 5128 hi = src0, lo = src0 + 1; in decode_dsp32alu_0() [all …]
|
/netbsd/external/gpl3/gdb/dist/opcodes/ |
H A D | bfin-dis.c | 564 s0 = dregs_hi (src0); in decode_multfunc() 566 s0 = dregs_lo (src0); in decode_multfunc() 1656 if (opc == 5 && src1 == src0) in decode_COMP3op_0() 1660 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1667 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1675 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1683 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1691 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1699 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1707 OUTS (outf, pregs (src0)); in decode_COMP3op_0() [all …]
|
/netbsd/external/gpl3/binutils.old/dist/opcodes/ |
H A D | bfin-dis.c | 564 s0 = dregs_hi (src0); in decode_multfunc() 566 s0 = dregs_lo (src0); in decode_multfunc() 1656 if (opc == 5 && src1 == src0) in decode_COMP3op_0() 1660 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1667 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1675 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1683 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1691 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1699 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1707 OUTS (outf, pregs (src0)); in decode_COMP3op_0() [all …]
|
/netbsd/external/gpl3/binutils/dist/opcodes/ |
H A D | bfin-dis.c | 564 s0 = dregs_hi (src0); in decode_multfunc() 566 s0 = dregs_lo (src0); in decode_multfunc() 1656 if (opc == 5 && src1 == src0) in decode_COMP3op_0() 1660 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1667 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1675 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1683 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1691 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1699 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1707 OUTS (outf, pregs (src0)); in decode_COMP3op_0() [all …]
|
/netbsd/external/gpl3/gdb.old/dist/opcodes/ |
H A D | bfin-dis.c | 564 s0 = dregs_hi (src0); in decode_multfunc() 566 s0 = dregs_lo (src0); in decode_multfunc() 1656 if (opc == 5 && src1 == src0) in decode_COMP3op_0() 1660 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1667 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1675 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1683 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1691 OUTS (outf, dregs (src0)); in decode_COMP3op_0() 1699 OUTS (outf, pregs (src0)); in decode_COMP3op_0() 1707 OUTS (outf, pregs (src0)); in decode_COMP3op_0() [all …]
|
/netbsd/external/gpl3/gdb/dist/sim/testsuite/sim/bfin/ |
H A D | byteunpack.s | 8 .macro _bu_pre_test i0:req, src0:req, src1:req 10 imm32 R0, \src0 21 .macro bu_test i0:req, dst0:req, dst1:req, src0:req, src1:req 22 _bu_pre_test \i0, \src0, \src1 26 .macro bu_r_test i0:req, dst0:req, dst1:req, src0:req, src1:req 27 _bu_pre_test \i0, \src0, \src1
|
/netbsd/external/gpl3/gdb.old/dist/sim/testsuite/sim/bfin/ |
H A D | byteunpack.s | 8 .macro _bu_pre_test i0:req, src0:req, src1:req 10 imm32 R0, \src0 21 .macro bu_test i0:req, dst0:req, dst1:req, src0:req, src1:req 22 _bu_pre_test \i0, \src0, \src1 26 .macro bu_r_test i0:req, dst0:req, dst1:req, src0:req, src1:req 27 _bu_pre_test \i0, \src0, \src1
|
/netbsd/sys/arch/luna68k/dev/ |
H A D | omrasops.c | 910 [src0] "+&a" (src0), in om4_rascopy_multi() 939 src0 += 4; in om4_rascopy_multi() 952 src0 += 4; in om4_rascopy_multi() 954 src0 += step8; in om4_rascopy_multi() 968 src0 -= height * step; in om4_rascopy_multi() 999 [src0] "+&a" (src0), in om4_rascopy_multi() 1021 src0 += rewind; in om4_rascopy_multi() 1071 [src0] "+&a" (src0), in om4_rascopy_multi() 1087 src0 += OMFB_PLANEOFFS; in om4_rascopy_multi() 1089 src0 += OMFB_PLANEOFFS; in om4_rascopy_multi() [all …]
|