Home
last modified time | relevance | path

Searched refs:write_transfer (Results 1 – 14 of 14) sorted by relevance

/netbsd/external/gpl3/gdb/dist/sim/common/
H A Dsim-n-core.h284 mapping = sim_core_find_mapping (core, map, addr, N, write_transfer, 1 /*abort*/, cpu, cia); in sim_core_write_aligned_N()
300 sim_core_trace_M (cpu, cia, __LINE__, write_transfer, map, addr, val, N); in sim_core_write_aligned_N()
327 write_transfer, sim_core_unaligned_signal); in sim_core_write_unaligned_N()
334 write_transfer, sim_core_unaligned_signal); in sim_core_write_unaligned_N()
337 sim_core_trace_M (cpu, cia, __LINE__, write_transfer, map, addr, val, N); in sim_core_write_unaligned_N()
375 write_transfer, sim_core_unaligned_signal); in sim_core_write_misaligned_N()
378 sim_core_trace_M (cpu, cia, __LINE__, write_transfer, map, addr, val, N); in sim_core_write_misaligned_N()
H A Dsim-basics.h119 write_transfer, enumerator
H A Dsim-utils.c401 case write_transfer: return "write"; in transfer_to_str()
H A Dsim-core.c530 write_transfer, in sim_core_write_buffer()
746 write_transfer, in sim_core_trans_addr()
/netbsd/external/gpl3/gdb.old/dist/sim/common/
H A Dsim-n-core.h284 mapping = sim_core_find_mapping (core, map, addr, N, write_transfer, 1 /*abort*/, cpu, cia); in sim_core_write_aligned_N()
300 sim_core_trace_M (cpu, cia, __LINE__, write_transfer, map, addr, val, N); in sim_core_write_aligned_N()
327 write_transfer, sim_core_unaligned_signal); in sim_core_write_unaligned_N()
334 write_transfer, sim_core_unaligned_signal); in sim_core_write_unaligned_N()
337 sim_core_trace_M (cpu, cia, __LINE__, write_transfer, map, addr, val, N); in sim_core_write_unaligned_N()
375 write_transfer, sim_core_unaligned_signal); in sim_core_write_misaligned_N()
378 sim_core_trace_M (cpu, cia, __LINE__, write_transfer, map, addr, val, N); in sim_core_write_misaligned_N()
H A Dsim-basics.h119 write_transfer, enumerator
H A Dsim-utils.c401 case write_transfer: return "write"; in transfer_to_str()
H A Dsim-core.c530 write_transfer, in sim_core_write_buffer()
746 write_transfer, in sim_core_trans_addr()
/netbsd/external/gpl3/gdb/dist/sim/cris/
H A Ddv-cris_900000xx.c46 write_transfer, sim_core_unmapped_signal); in cris_io_write_buffer()
/netbsd/external/gpl3/gdb.old/dist/sim/cris/
H A Ddv-cris_900000xx.c46 write_transfer, sim_core_unmapped_signal); in cris_io_write_buffer()
/netbsd/external/gpl3/gdb/dist/sim/pru/
H A Dinterp.c154 nbytes, addr, write_transfer, in pru_reg2dmem()
161 nbytes, addr, write_transfer, in pru_reg2dmem()
/netbsd/external/gpl3/gdb.old/dist/sim/pru/
H A Dinterp.c154 nbytes, addr, write_transfer, in pru_reg2dmem()
161 nbytes, addr, write_transfer, in pru_reg2dmem()
/netbsd/external/gpl3/gdb/dist/sim/mips/
H A Dmips.igen1095 SIM_CORE_SIGNAL (SD, CPU, cia, read_map, 4, vaddr, write_transfer,
1129 SIM_CORE_SIGNAL (SD, CPU, cia, read_map, 8, vaddr, write_transfer,
1696 write_transfer, sim_core_unaligned_signal);
1728 SIM_CORE_SIGNAL (SD, CPU, cia, read_map, 4, vaddr, write_transfer,
4009 …SIM_CORE_SIGNAL (SD, STATE_CPU(SD, 0), cia, read_map, access+1, vaddr, write_transfer, sim_core_un…
5112 AccessLength_DOUBLEWORD + 1, vaddr, write_transfer,
/netbsd/external/gpl3/gdb.old/dist/sim/mips/
H A Dmips.igen1095 SIM_CORE_SIGNAL (SD, CPU, cia, read_map, 4, vaddr, write_transfer,
1129 SIM_CORE_SIGNAL (SD, CPU, cia, read_map, 8, vaddr, write_transfer,
1696 write_transfer, sim_core_unaligned_signal);
1728 SIM_CORE_SIGNAL (SD, CPU, cia, read_map, 4, vaddr, write_transfer,
4009 …SIM_CORE_SIGNAL (SD, STATE_CPU(SD, 0), cia, read_map, access+1, vaddr, write_transfer, sim_core_un…
5112 AccessLength_DOUBLEWORD + 1, vaddr, write_transfer,