Home
last modified time | relevance | path

Searched refs:AMD_PG_STATE_GATE (Results 1 – 25 of 46) sorted by relevance

12

/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Djpeg_v3_0.c176 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v3_0_hw_fini()
178 jpeg_v3_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v3_0_hw_fini()
504 if (state == AMD_PG_STATE_GATE) in jpeg_v3_0_set_powergating_state()
H A Djpeg_v2_5.c222 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v2_5_hw_fini()
224 jpeg_v2_5_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v2_5_hw_fini()
557 if (state == AMD_PG_STATE_GATE) in jpeg_v2_5_set_powergating_state()
H A Djpeg_v4_0.c202 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v4_0_hw_fini()
204 jpeg_v4_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v4_0_hw_fini()
656 if (state == AMD_PG_STATE_GATE) in jpeg_v4_0_set_powergating_state()
H A Djpeg_v2_0.c159 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE && in jpeg_v2_0_hw_fini()
161 jpeg_v2_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v2_0_hw_fini()
706 if (state == AMD_PG_STATE_GATE) in jpeg_v2_0_set_powergating_state()
H A Damdgpu_vce_v2_0.c513 AMD_PG_STATE_GATE); in vce_v2_0_suspend()
610 if (state == AMD_PG_STATE_GATE) in vce_v2_0_set_powergating_state()
H A Damdgpu_uvd_v4_2.c247 AMD_PG_STATE_GATE); in uvd_v4_2_suspend()
725 if (state == AMD_PG_STATE_GATE) { in uvd_v4_2_set_powergating_state()
H A Duvd_v5_0.c245 AMD_PG_STATE_GATE); in uvd_v5_0_suspend()
824 if (state == AMD_PG_STATE_GATE) { in uvd_v5_0_set_powergating_state()
H A Dsmu_v13_0_10.c225 amdgpu_device_set_pg_state(adev, AMD_PG_STATE_GATE); in smu_v13_0_10_mode2_restore_ip()
H A Damdgpu_jpeg.c92 AMD_PG_STATE_GATE); in amdgpu_jpeg_idle_work_handler()
H A Dsienna_cichlid.c230 amdgpu_device_set_pg_state(adev, AMD_PG_STATE_GATE); in sienna_cichlid_mode2_restore_ip()
H A Djpeg_v4_0_3.c365 if (adev->jpeg.cur_state != AMD_PG_STATE_GATE) in jpeg_v4_0_3_hw_fini()
366 ret = jpeg_v4_0_3_set_powergating_state(adev, AMD_PG_STATE_GATE); in jpeg_v4_0_3_hw_fini()
961 if (state == AMD_PG_STATE_GATE) in jpeg_v4_0_3_set_powergating_state()
H A Dvce_v3_0.c528 AMD_PG_STATE_GATE); in vce_v3_0_suspend()
820 if (state == AMD_PG_STATE_GATE) { in vce_v3_0_set_powergating_state()
H A Dvcn_v1_0.c247 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v1_0_hw_fini()
249 vcn_v1_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v1_0_hw_fini()
1784 if (state == AMD_PG_STATE_GATE) in vcn_v1_0_set_powergating_state()
1828 AMD_PG_STATE_GATE); in vcn_v1_0_idle_work_handler()
H A Daldebaran.c325 amdgpu_device_set_pg_state(adev, AMD_PG_STATE_GATE); in aldebaran_mode2_restore_ip()
H A Dvcn_v4_0_3.c274 if (adev->vcn.cur_state != AMD_PG_STATE_GATE) in vcn_v4_0_3_hw_fini()
275 vcn_v4_0_3_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v4_0_3_hw_fini()
1551 if (state == AMD_PG_STATE_GATE) in vcn_v4_0_3_set_powergating_state()
H A Dvce_v4_0.c597 AMD_PG_STATE_GATE); in vce_v4_0_suspend()
978 if (state == AMD_PG_STATE_GATE) in vce_v4_0_set_powergating_state()
H A Dvcn_v2_0.c275 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v2_0_hw_fini()
277 vcn_v2_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v2_0_hw_fini()
1778 if (state == AMD_PG_STATE_GATE) in vcn_v2_0_set_powergating_state()
H A Dvcn_v4_0.c313 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v4_0_hw_fini()
315 vcn_v4_0_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v4_0_hw_fini()
1965 if (state == AMD_PG_STATE_GATE) in vcn_v4_0_set_powergating_state()
H A Damdgpu_uvd_v3_1.c733 AMD_PG_STATE_GATE); in uvd_v3_1_suspend()
H A Dvcn_v2_5.c354 (adev->vcn.cur_state != AMD_PG_STATE_GATE && in vcn_v2_5_hw_fini()
356 vcn_v2_5_set_powergating_state(adev, AMD_PG_STATE_GATE); in vcn_v2_5_hw_fini()
1792 if (state == AMD_PG_STATE_GATE) in vcn_v2_5_set_powergating_state()
H A Duvd_v6_0.c569 AMD_PG_STATE_GATE); in uvd_v6_0_suspend()
1485 if (state == AMD_PG_STATE_GATE) { in uvd_v6_0_set_powergating_state()
H A Damdgpu_acp.c618 bool enable = (state == AMD_PG_STATE_GATE); in acp_set_powergating_state()
H A Dih_v6_1.c722 bool enable = (state == AMD_PG_STATE_GATE); in ih_v6_1_set_powergating_state()
/openbsd/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_clockpowergating.c123 AMD_PG_STATE_GATE); in smu7_powergate_uvd()
151 AMD_PG_STATE_GATE); in smu7_powergate_vce()
/openbsd/sys/dev/pci/drm/amd/include/
H A Damd_shared.h113 AMD_PG_STATE_GATE = 0, enumerator

12