| /openbsd/gnu/llvm/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchInstrInfo.cpp | 280 case LoongArch::BGE: in isBranchOffsetInRange()
448 return LoongArch::BGE; in getOppositeBranchOpc()
449 case LoongArch::BGE: in getOppositeBranchOpc()
|
| H A D | LoongArchExpandAtomicPseudoInsts.cpp | 440 BuildMI(LoopHeadMBB, DL, TII->get(LoongArch::BGE)) in expandAtomicMinMaxOp()
448 BuildMI(LoopHeadMBB, DL, TII->get(LoongArch::BGE)) in expandAtomicMinMaxOp()
|
| H A D | LoongArchInstrInfo.td | 552 def BGE : BrCC_2RI16<0b011001, "bge">;
1006 def : BccPat<setge, BGE>;
1017 def : BccSwapPat<setle, BGE>;
1622 (BGE GPR:$rd, GPR:$rj, simm16_lsl2_br:$imm16), 0>;
1630 (BGE R0, GPR:$rj, simm16_lsl2_br:$imm16), 0>;
1632 (BGE GPR:$rd, R0, simm16_lsl2_br:$imm16), 0>;
|
| /openbsd/gnu/llvm/llvm/lib/Target/LoongArch/MCTargetDesc/ |
| H A D | LoongArchMCCodeEmitter.cpp | 251 case LoongArch::BGE: in getExprOpValue()
|
| /openbsd/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVExpandAtomicPseudoInsts.cpp | 453 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGE)) in expandAtomicMinMaxOp()
461 BuildMI(LoopHeadMBB, DL, TII->get(RISCV::BGE)) in expandAtomicMinMaxOp()
|
| H A D | RISCVAsmPrinter.cpp | 366 MCInstBuilder(RISCV::BGE) in EmitHwasanMemaccessSymbols()
|
| H A D | RISCVInstrInfo.td | 624 def BGE : BranchCC_rri<0b101, "bge">;
926 (BGE X0, GPR:$rs, simm13_lsb0:$offset)>;
928 (BGE GPR:$rs, X0, simm13_lsb0:$offset)>;
941 (BGE GPR:$rt, GPR:$rs, simm13_lsb0:$offset), 0>;
1457 defm : BccPat<SETGE, BGE>;
|
| H A D | RISCVInstrInfo.cpp | 742 case RISCV::BGE: in getCondFromBranchOpc()
777 return get(RISCV::BGE); in getBrCond()
1036 case RISCV::BGE: in isBranchOffsetInRange()
|
| /openbsd/gnu/usr.bin/binutils-2.17/gas/config/ |
| H A D | tc-i960.c | 197 #define BGE 0x13000000 macro
1972 { CMPO, BGE }, /* 0x33 - cmpobge */
1980 { CMPI, BGE }, /* 0x3b - cmpibge */
|
| /openbsd/gnu/usr.bin/binutils/gas/config/ |
| H A D | tc-i960.c | 278 #define BGE 0x13000000 macro
2427 { CMPO, BGE }, /* 0x33 - cmpobge */
2435 { CMPI, BGE }, /* 0x3b - cmpibge */
|
| /openbsd/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsInstrInfo.cpp | 508 case Mips::BGE: in getEquivalentCompactForm()
|
| H A D | MipsInstrInfo.td | 2989 def BGE : CondBranchPseudo<"bge">;
|
| /openbsd/gnu/llvm/llvm/lib/Target/Xtensa/ |
| H A D | XtensaInstrInfo.td | 295 def BGE : Branch_RR<0x0A, "bge", SETGE>;
|
| /openbsd/gnu/llvm/lldb/source/Plugins/Instruction/RISCV/ |
| H A D | EmulateInstructionRISCV.cpp | 52 constexpr uint32_t BGE = 0b101; variable
176 case BGE: in CompareB()
|
| /openbsd/gnu/llvm/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2434 case Mips::BGE: in tryExpandInstruction()
3967 PseudoOpcode = Mips::BGE; in expandCondBranches()
4040 case Mips::BGE: in expandCondBranches()
4085 if (PseudoOpcode == Mips::BGE) { in expandCondBranches()
|