Home
last modified time | relevance | path

Searched refs:CHV_PLL_DW0 (Results 1 – 3 of 3) sorted by relevance

/openbsd/sys/dev/pci/drm/i915/display/
H A Dintel_dpll.c1818 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2); in chv_prepare_pll()
H A Dintel_display.c2834 pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port)); in chv_crtc_clock_get()
/openbsd/sys/dev/pci/drm/i915/
H A Di915_reg.h422 #define CHV_PLL_DW0(ch) _PIPE(ch, _CHV_PLL_DW0_CH0, _CHV_PLL_DW0_CH1) macro