Home
last modified time | relevance | path

Searched refs:DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT (Results 1 – 18 of 18) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h3008 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT 0x00000006 macro
H A Ddce_8_0_sh_mask.h1646 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT 0x6 macro
H A Ddce_10_0_sh_mask.h1648 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT 0x6 macro
H A Ddce_11_0_sh_mask.h1596 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT 0x6 macro
H A Ddce_11_2_sh_mask.h1758 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT 0x6 macro
H A Ddce_12_0_sh_mask.h2645 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_sh_mask.h135 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_0_3_sh_mask.h523 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_1_0_sh_mask.h2009 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h465 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_0_1_sh_mask.h853 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_1_2_sh_mask.h785 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_1_5_sh_mask.h288 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_1_4_sh_mask.h8253 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_1_6_sh_mask.h1322 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h578 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h583 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h564 #define DCCG_PERFMON_CNTL__DCCG_PERF_MODE_VSYNC__SHIFT … macro