Home
last modified time | relevance | path

Searched refs:DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK (Results 1 – 16 of 16) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h5409 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK 0x40000000L macro
H A Ddce_8_0_sh_mask.h6935 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK 0x40000000 macro
H A Ddce_10_0_sh_mask.h14932 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK 0x40000000 macro
H A Ddce_11_0_sh_mask.h15080 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK 0x40000000 macro
H A Ddce_11_2_sh_mask.h15742 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK 0x40000000 macro
H A Ddce_12_0_sh_mask.h8013 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h2554 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_1_0_sh_mask.h4987 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_2_1_0_sh_mask.h3706 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_3_0_1_sh_mask.h3919 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_3_1_2_sh_mask.h3677 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_3_1_4_sh_mask.h12043 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_3_1_6_sh_mask.h4246 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_3_0_2_sh_mask.h3886 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_2_0_0_sh_mask.h3974 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro
H A Ddcn_3_0_0_sh_mask.h3990 #define DISP_INTERRUPT_STATUS__ABM1_BL_UPDATE_INT_MASK … macro